## **TLE7810G**

Integrated double low-side switch, high-side/LED driver, hall supply, wake-up inputs and LIN communication with embedded MCU (16kB Flash)

**Automotive Power** 





## **Table of Contents**

## **Table of Contents**

	Table of Contents	2
1	Overview	4
2	Block Diagram	6
3	Pin Definitions and Functions	7
4	Operating Modes	
4.1	SBC Standby Mode	
4.2 4.3	SBC Active Mode "LIN Sleep"	
4.4	LIN Receive-Only Mode ("LIN RxD-Only")	
4.5	Power Saving Modes	
4.5.1 4.5.2	SBC Sleep Mode	
4.5.2 4.5.3	SBC Stop Mode	
5	LIN Transceiver	
6	ADC Measurement Interface	
6.1	Voltage Measurement	
6.1.1	Voltage Measurement Calibration Concept	
6.2 6.2.1	Temperature Measurement	
7	·	
-	Low Dropout Voltage Regulator	
8	SPI (Serial Peripheral Interface)	
9	Reset Behavior and Window Watchdog	
10	Monitoring / Wake-Up Inputs MON1 5 and Wake-Up Event Signalling	
11	Low Side Switches	
12	Supply Output for Hall Sensor Supply	
13	High-Side Switch as LED Driver (HS-LED)	
14	General Purpose I/Os (GPIO)	
15	Error Interconnect (ERR)	
16	General Product Characteristics	
16.1 16.2	Absolute Maximum Ratings	
16.3	Thermal Resistance	
16.4	Electrical Characteristics	
17	Timing Diagrams	45
18	Application Information	
18.1	Application Diagram	
18.2 18.3	Hints for Unused Pins	
18.4	Thermal Resistance	
18.5	ESD Tests	
19	Package Outlines	51





		Table of Contents
20	Revision History	52



# Integrated double low-side switch, high-side/LED driver, hall supply, wake-up inputs and LIN communication with embedded MCU (16kB Flash)

### **TLE7810G**





#### 1 Overview

#### Relay Driver - System Basis Chip

- Low-Dropout Voltage Regulator (LDO)
- LIN Transceiver
- Standard 16-bit SPI-Interface
- 2 x Low-Side Switches, e.g. as Relay Driver
- 2 × Supply e.g. for Hall Sensor Supply / LED Driver
- 5 x High-Voltage Wake-Up Inputs
- Programmable. Window Watchdog & Power Saving Modes
- Power-On and Undervoltage Reset Generator
- · Overtemperature Protection
- Short Circuit Protection

#### 8-bit Microcontroller

- Compatible to 8051 μC Core
- Two clocks per machine cycle
- 8kByte Boot ROM for test and Flash routines
- LIN Bootloader (Boot ROM)
- 256 Byte RAM / 512 Byte XRAM
- 16kByte Flash Memory for Program Code & Data
- On-Chip Oscillator
- Power Saving Modes (slow-down & idle mode)
- Programmable Watchdog Timer
- 10-bit A/D Converter, e.g. for Temperature &  $V_{\rm bat}$ -Measurement
- Three 16-bit Timers & Capture/Compare Unit
- · General Purpose I/Os, e.g. with PWM Functionality
- On-Chip Debug Support (JTAG)
- UART and Synchronous Serial Channel (SSC respective SPI)

## **General Characteristics**

- Package PG-DSO-28-21
- Temperature Range T<sub>J</sub>: -40 °C up to 150 °C
- Green Package (RoHS compliant)
- · AEC Qualified



PG-DSO-28-21

Туре	Package	Marking
TLE7810G	PG-DSO-28-21	TLE7810G



Overview

#### **Description**

This single-packaged solution incorporates an 8-bit state-of-the-art microcontroller compatible to the standard 8051 core with On-Chip Debug Support (OCDS), and a System-Basis-Chip (SBC). The SBC is equipped with LIN transceiver, low-dropout voltage regulator (LDO) as well as two low-side switches (relay driver) and a high-side driver e.g. for driving LEDs. An additional supply, e.g. to supply hall sensors (TLE 4966) is also available.

For Micro Controller Unit (MCU) supervision and additional protection of the circuit a programmable window watchdog circuit with a reset feature, supply voltage supervision and integrated temperature sensor is implemented on the SBC.

Microcontroller and LIN module offer low power modes in order to support terminal 30 connected automotive applications. A wake-up from the low power mode is possible via a LIN bus message or wake-up inputs.

This integrated circuit is realized as Multi-Chip-Module (MCM) in a PG-DSO-28-21 package, and is designed to withstand the severe conditions of automotive and industrial applications.

Note: A detailed description of the 8-bit microcontroller XC866 can be found in a dedicated User's Manual and Data Sheet.

Data Sheet 5 Rev. 3.01, 2008-04-15

**Block Diagram** 

## 2 Block Diagram




Figure 1 Functional Block Diagram (Module Overview)



## **Pin Definitions and Functions**

## 3 Pin Definitions and Functions




Figure 2 Pin Configuration

Pin No.	Symbol	Function
27	MON1,	Monitoring / Wake-Up Inputs; bi-level sensitive inputs used to monitor signals for
28	MON2,	example coming from an external switch panel
1	MON3,	
2	MON4,	
3	MON5/HS_LED	MON5 is combined with an LED Driver output
25	$V_{S}$	Power Supply Input; recommendation to block to GND directly at the IC with
		ceramic capacitor (ferrite bead for better EMC behavior)
26	$V_{BAT\_SENSE}$	Battery Voltage Sense Input; for connection to terminal 30 with external serial
		resistor
23	$V_{\rm CC}$	Voltage Regulator Output; for internal supply (5 V); to stabilize block to GND with
		an external capacitor; for external loads up to the specified value (see Table 13
		"Operating Range" on Page 35)
8	RESET	Reset; output of SBC; "low active"; input for μController



## **Pin Definitions and Functions**

	Symbol	Function	
4	LIN	<b>LIN Bus;</b> Bus Line for the LIN interface, according to ISO 9141 and LIN specification 1.3 and 2.0	
24	SUPPLY	Supply Output; e.g. for Hall Sensor; controlled via SPI	
5	LS2	Low Side Switch 2 Output; controlled via SPI	
6	LS1	Low Side Switch 1 Output; controlled via SPI	
9	P0.3	General Purpose I/O with PWM Functionality	
		(alternate function: SCK, see XC866 data sheet)	
10	P0.4	General Purpose I/O with Capture and PWM Functionality	
		(alternate function: MTSR, see XC866 data sheet)	
11	P0.5	General Purpose I/O with PWM Functionality	
40	T/	(alternate function: MRST and EXINT0 ,see XC866 data sheet)	
13	$V_{DDC}$	<b>Voltage Regulator Output for</b> μ <b>Controller Core (2.5 V);</b> for connection of block capacitor to GND; not to be used for external loads	
14	TMS	Test Mode Select (JTAG)	
15	P0.0	General Purpose I/O; see XC866 data sheet	
13	[TCK_0]	(alternate function: JTAG Clock Input)	
16	P0.2	General Purpose I/O; see XC866 data sheet	
	[TDO_0]	(alternate function: JTAG Serial Data Output; RxD1)	
17	P0.1	General Purpose I/O; see XC866 data sheet	
	[TDI_0]	(alternate function: JTAG Serial Data Input; TxD1)	
18	P2.0	General Purpose Input (digital/analog) with Capture Functionality; e.g. for Hall	
		Sensor (alternate function: EXINT1)	
19	P2.1	General Purpose Input (digital/analog) with Capture Functionality; e.g. for Hall	
	***	Sensor (alternate function: EXINT2)	
20	$V_{DDP}$	Voltage Supply Input for $\mu$ Controller I/Os (5 V); to be connected with $V_{\rm CC}$ pin	
_	RxD	LIN Transceiver Data Output; according to the ISO 9141 and LIN specification 1.3 and 2.0; LOW in dominant state; connected to µC General Purpose Input P1.0	
_	TxD	LIN Transceiver Data Input; according to ISO 9141 and LIN specification 1.3 and 2.0; TxD has an internal pull-up; connected to µC General Purpose Input P1.1	
_	DI	SPI Data Input; receives serial data from the control device; serial data transmitted to DI is a 16-bit control word with the Least Significant Bit (LSB) transferred first: the input has a pull-down and requires CMOS logic level inputs; DI will accept data on the falling edge of CLK-signal; connected to μC General Purpose Input P1.3	
_	DO	SPI Data Output; this tri-state output transfers diagnosis data to the control device; the output will remain in the high-impedance state unless the device is selected by a low on Chip-Select-Not (CSN); connected to μC General Purpose Input P1.4 (EXTINTO_1)	
_	CLK	SPI Clock Input; clock input for shift register; CLK has an internal pull-down and requires CMOS logic level inputs; connected to μC General Purpose Input P1.2	
_	CSN	SPI Chip Select Not Input; CSN is an active low input; serial communication is enabled by pulling the CSN terminal low; CSN input should only be transitioned when CLK is low; CSN has an internal pull-up and requires CMOS logic level inputs; connected to µC General Purpose Input P1.5	
	$V_{AREF}$	Voltage Reference for ADC	



#### **Pin Definitions and Functions**

Pin No.	Symbol	Function	
_	$V_{A}$	ADC Measurement Output (analog); for chip temperature and battery voltage measurement	
_	ERR	Error Pin; bi-directional signal; ERR has an internal pull-up; low-active; connected to μC General Purpose Input P3.6 (RSTOUT)	
7	GND	Ground; including GND for LSx and LIN	
12		<b>Ground;</b> corresponding GND to $V_{\mathrm{DDC}}$	
21		<b>Ground;</b> $V_{\rm AGND}$ (ADC) & corresponding GND to $V_{\rm DDP}$	
22		<b>Ground;</b> $V_{AGND}$ (ADC); also GND for LDO and Measurement Interface	




Figure 3 Pinout and Module Interconnects



## 4 Operating Modes

The TLE7810G incorporates several SBC operating modes, that are listed in Table 1.

Table 1 SBC Operating Modes

Functional Block	SBC Standby Mode	SBC Active Mode	SBC Stop Mode	SBC Sleep Mode
$V_{\rm CC}$ , 5 V, LDO	ON	ON	ON	OFF
Window Watchdog	ON	ON	OFF / ON <sup>1)2)</sup>	OFF / ON <sup>2)</sup>
Monitoring / wake-up pins	ON / OFF <sup>3)</sup>	SPI-controlled	ON / OFF <sup>3)</sup>	ON / OFF <sup>3)</sup>
LS1,LS2 -switch	OFF	SPI-controlled	OFF	OFF
Supply Output	ON / OFF <sup>3)</sup>	SPI-controlled	ON / OFF <sup>3)</sup>	OFF
HS-LED	OFF	SPI-controlled	OFF	OFF
16-bit SPI	ON	ON	ON	OFF
LIN wake-up via bus	ON	OFF	ON	ON
message				
LIN Transmit	OFF	ON	OFF	OFF
LIN Receive	OFF	ON	OFF	OFF
RxD	Active low wake-up interrupt	L/H	Active low wake-up interrupt	Active low wake-up interrupt
Measurement I/F	OFF	SPI-controlled	OFF	OFF
V <sub>AREF</sub>	OFF	ON (2.5V)	OFF	OFF
Voltage Monitoring at $V_{\rm S}$ and $V_{\rm BAT}$	OFF	ON	OFF	OFF

<sup>1)</sup> WD "off" when voltage-regulator output current below "watchdog disable current threshold"

The System-Basis-Chip (SBC) offers several operation modes that are controlled via three mode select bits MS0, MS1 and MS2 within the SPI: SBC Active, Sleep and Stop mode, as well as LIN Receive-Only mode.

An overview of the operating modes and the operating mode transitions is indicated in Figure 4 below.

Note: It is possible to directly change from Stand-By to Stop or Sleep mode, however this might result in a higher current consumption (~200µA). The higher current consumption will occur in case of a power up and in case of a LIN wake-up from Stop and Sleep mode. To avoid this conditions its recommended to prior set Active mode before changing to Stop or Sleep mode.

<sup>2)</sup> WD default "off" in SBC Stop / Sleep Mode; WD can be active in order to generate period wake-ups of SBC

<sup>3) &</sup>quot;ON / OFF" state is inherited from previous operating mode ("OFF" after POR and RESET)






Figure 4 State Diagram "SBC Operation Modes"

## 4.1 SBC Standby Mode

After powering-up the SBC or wake-up from power-saving, it automatically starts-up in **SBC Standby Mode**, waiting for the microcontroller to finish its startup and initialization sequences. However, this mode cannot be selected via SPI command. From this transition mode the SBC can be switched via SPI command into the desired operating mode. All modes are selected via SPI bits or certain operation conditions, e.g. external wake-up events.

#### 4.2 SBC Active Mode

The SBC Active Mode is used to transmit and receive LIN messages and provides the sub-mode "LIN Sleep".



## 4.3 SBC Active Mode "LIN Sleep"

In **SBC Active Mode** "**LIN Sleep**" the SBC's current consumption is reduced by disabling the LIN transceiver. This also means that the internal pull-up resistor of the LIN transceiver is turned off in SBC Active Mode "LIN Sleep". During this mode the LIN transceiver remains its wake-up capability in order to react on a remote frame or wake-up pulse (specified in LIN Specification V2.0) from the master node or other slave nodes. In case of a wake-up event via LIN message the (internal) RxD is pulled "low" and the "bus wake-up bit" within the SPI status word is set. However, the LIN transceiver needs to be activated by switching to "SBC Active Mode".

## 4.4 LIN Receive-Only Mode ("LIN RxD-Only")

The LIN Receive-Only Mode ("LIN RxD-Only") is designed for a special test procedure to check the bus connections. Figure 5 shows a network consisting of 5 nodes. Node 1 is the LIN master node, the others are LIN slave nodes. If the connection between node 1 and node 3 shall be tested, the nodes 2, 4 and 5 are switched into LIN Receive-Only Mode. Node 1 and node 3 are in Active Mode. If node 1 sends a message ("remote frame"), node 3 is the only node which is physically able to reply to the remote frame. The other nodes have their outputs drivers disabled.

The main difference between the **SBC Active Mode** and the **LIN Receive-Only Mode** is that the LIN transmit stage is automatically turned-off in LIN Receive-Only-Mode. However, the LIN receiver is still active in both modes.




Figure 5 Network Diagram "LIN Receive-Only Mode"



## 4.5 Power Saving Modes

## 4.5.1 SBC Sleep Mode

During **SBC Sleep Mode** (see **Figure 6**), the lowest power consumption is achieved, by having its main voltage regulator switched-off. As the microcontroller cannot be supplied, the integrated window watchdog can be disabled in Sleep Mode via a dedicated SPI control bit. However, it can be turned-on for periodically waking-up the system, e.g. ECU, by generating a reset and automatically switching to SBC Standby Mode.

This mode is entered via SPI command, and turns-off the integrated LIN bus transceiver, main voltage regulator as well as all switches. Upon a voltage level change at the monitoring / wake-up pins or by LIN message the SBC Sleep Mode will be terminated and the SBC Standby Mode will automatically be entered (turning-on the LDO).

Note: Upon a wake-up via LIN message the (internal) RxD signal stays "low" until mode switch.

Note: If the Window Watchdog was not enabled in Sleep Mode the Window Watchdog starts after wake-up with a "long open window" in SBC Standby Mode.

Note: In Sleep Mode with activated watchdog (see **Table 2 "SPI Input Data Bits" on Page 21**) the oscillator remains turned on.




Figure 6 State Diagram "SBC Sleep Mode"



## 4.5.2 SBC Stop Mode

The **SBC Stop Mode** has the advantage of reducing the current consumption to a minimum, while supplying the microcontroller with its quiescent current during its power saving mode ("Stop"). This mode is entered via SPI command, and turns-off the integrated bus transceivers and respective termination, but the voltage regulator for the microcontroller supply remains active. A microcontroller in a power saving mode has the advantage over a turned-off microcontroller to have a reduced reaction time upon a wake-up event.

A voltage level change at the monitoring/wake-up pins will, in contrast to the behavior in Sleep Mode, generate a signal that indicates the wake-up event at the microcontroller in Power-Down Mode. This is realized via an interconnect from the SPI of the SBC [DO] to the microcontroller [P1.4]. In case the wake-up event was a LIN message, the respective RxD pin of the SBC **and** the SPI Data Out [DO] will be pulled "low". RxD is pulled "low" until mode switch, while DO stays "low" for **two** internal SBC cycles. (The microcontroller itself has to take care of switching SBC modes after a wake-up event notification (see **Figure 7**).)

Note: The window watchdog is automatically disabled once the LDO output current goes below a specified "watchdog current threshold", unless the SPI setting "WD On/Off" prevents this (see Figure 10, Watchdog disable current threshold, Table 14 and "Window Watchdog Reset Period Settings" on Page 23).

Note: If the Window Watchdog was not enabled in Stop Mode the Window Watchdog starts after wake-up with a "long open window" in SBC Standby Mode.




Figure 7 State Diagram "SBC Stop Mode"



## 4.5.3 SBC Stop Mode with Cyclic Wake

The SBC Stop Mode has the advantage of reducing the current consumption to a minimum, while supplying the microcontroller with its quiescent current during its power saving mode ("Stop"). This mode is entered via SPI command, and turns-off the integrated LIN bus transceiver, but the voltage regulator remains active.

The SBC periodically generates a wake-up "low" pulse at DO ("interconnect signal") that is connected to an interrupt input [P1.4] of the microcontroller. This period can be defined via the "cyclic wake period" bit field within the SPI register. This pulse at DO has a length of **two** internal SBC cycles.

In case of a detected wake-up event via LIN message or any of the MONx pins, DO stays "low" until the first valid SPI command.

Note: The window watchdog is automatically disabled once the LDO output current goes below a specified "watchdog current threshold", unless the SPI setting "WD On/Off" prevents this (see Figure 10).

Note: A wake-up event via LIN message or via MONx inputs can happen independently of the cyclic wake phase.

Note: The Window Watchdog starts with a "long open window" after a mode switch, e.g. to SBC Active Mode.




Figure 8 State Diagram "SBC Stop Mode with Cyclic Wake"



**LIN Transceiver** 

## 5 LIN Transceiver

The TLE7810G offers a LIN transceiver, which is compatible to ISO9141 and certified according to LIN Specification 1.3 and 2.0 "Physical Layer". The transceiver has a pull-up resistor of 30 k $\Omega$  implemented and is protected against short to battery and short to GND.

The LIN transceiver has an implemented wake-up capability during operation in power saving modes. In Stop Mode a wake-up event is indicated via (internal) RxD and DO signals, that are pulled "low". Out of Sleep Mode a wake-up event causes an automatic transition into Standby Mode and the (internal) RxD and DO signals are pulled "low". If the TxD input is pulled low for longer than the TxD dominant timeout the TxD input is ignored and the LIN bus goes back to recessive state. This fail-safe feature in case of a permanent low TxD signal recovers if the TxD pin is high for TxD dominant timeout recovery time.

For LIN automotive applications in the United States a dedicated mode by the name "Low Slope Mode" can be used. This mode reduces the maximum data transmission rate of 20 kBaud to 10.4 kBaud by switching to a different slew rate. By using this mode the EM noise emission can be reduced.

Data Sheet 16 Rev. 3.01, 2008-04-15

**ADC Measurement Interface** 

#### 6 ADC Measurement Interface

The SBC measurement interface comprises a battery measurement unit (high voltage input  $V_{\rm bat\_sense}$ ) and an on-chip temperature sensor. A multiplexer is used to select the desired input channel that is connected to the ADC of the  $\mu$ C. This multiplexer is controlled via the SPI interface. Also, the reference voltage  $V_{\rm AREF}$  is provided by the SBC. The  $V_{\rm bat\_sense}$  input must be protected against voltage transients, like ISO pulses by a resistor in series to terminal 30.




Figure 9 Simplified Block Diagram of ADC Measurement Interface

## 6.1 Voltage Measurement

The input voltage is filtered and scaled down to the input voltage range of the ADC converter. The voltage measurement output code of the ADC can be calculated using the following equation, where  $V_{\rm SENS}$  is the voltage at the pin  $V_{\rm BAT~SENSE}$  and N the resolution of the ADC:

$$C_{\text{VSENS}} = \text{round} \left[ \frac{V_{\text{SENS}}}{V_{\text{AREF}}} \frac{1}{8} (2^{N} - 1) \right], 0V \le V_{\text{SENS}} \le V_{\text{bat-fs}}$$
 (1)

The input voltage corresponding to the ADC output code  $C_{\rm VSENS}$  can be calculated with the following equation:

$$V_{\text{SENS}} = \frac{8 \times V_{\text{AREF}}}{2^{N} - 1} \times C$$
vsens

#### 6.1.1 Voltage Measurement Calibration Concept

Best measurement accuracy can be obtained by applying the calibration function:

$$C_{\text{VSENSCAL}} = \text{round}[c_1(C_{\text{VSENS}} - c_0)] \tag{3}$$

 $C_{\rm VSENS}$  represents the ADC output code for the analog input voltage at the pin  $V_{\rm BAT\_SENSE}$ . The correction coefficients  $c_1$  and  $c_0$  correct for slope variations and offset errors of the measurement transfer function.

During the production test these calibration figures are calculated and stored in the flash memory of the microcontroller.



#### **ADC Measurement Interface**

Further details on the implementation of the calibration function and location of the calibration figures in Flash memory can be found in a dedicated application note. The voltage measurement target parameters can be found in "ADC Battery Voltage Measurement Interface, VBAT\_SENSE" on Page 44.

## 6.2 Temperature Measurement

In the temperature measurement mode the typical internal analog output voltage of the on-chip temperature sensor can be described with the first order approximation:

$$V_{A} \approx \mathbf{m}_{0} - \mathbf{m}_{1} \times T_{i} \tag{4}$$

Where:

- $T_i$  is the junction temperature in Kelvin
- m<sub>o</sub>and m<sub>1</sub> are typical linear fitting parameters
   (see Table "ADC Temperature Measurement Interface" on Page 44)

The output code of the ADC is given by the following equation, where  $V_{\mathsf{AREF}}$  and N denote the ADC reference voltage and the resolution of the ADC:

$$C_{\mathsf{A}} = \mathsf{round}\left[V_{\mathsf{A}}(T_{\mathsf{j}}) \times \frac{(2^{\mathsf{N}} - 1)}{V_{\mathsf{ARFF}}}\right], \ V_{\mathsf{A}} \le V_{\mathsf{ARFF}}$$
 (5)

The junction temperature  $T_{\rm J}$  corresponding to the output code  $C_{\rm A}$  is given by:

$$T_{\rm j} = \frac{1}{\rm m_1} \left[ \rm m_0 - \frac{C_A(T_{\rm j}) \times V_{AREF}}{2^{\rm N} - 1} \right]$$
 [unit: K]

273.15 °C need to be subtracted to convert  $T_i$  [K] into Centigrade Scale [°C].

The temperature measurement target parameters can be found in "ADC Temperature Measurement Interface" on Page 44.

## 6.2.1 Temperature Measurement Calibration Concept

Best measurement accuracy can be obtained by applying the calibration function:

$$T_{\text{CAL}} = 586 + f_0 \cdot 2^{-1} - [2^{-2} + f_1 \cdot 2^{-10}] C_{\text{A}}(T_{\text{j}})$$
 (7)

The calibration coefficients  $f_{0/1}$  are computed during the production test and stored in the flash memory of the microcontroller.

The selection between battery voltage and temperature measurement is done via SPI bit (see "SPI (Serial Peripheral Interface)" on Page 20).

Further details on the implementation of the calibration function and location of the calibration figures can be found in a dedicated application note.



Low Dropout Voltage Regulator

## 7 Low Dropout Voltage Regulator

The Low Drop-Out Voltage Regulator (LDO) has mainly been integrated in the TLE7810G in order to supply the integrated microcontroller and several modules of the SBC.

Note: The LDO is **not** intended to be used as supply for external loads. However, it might be used as supply for small external loads (see **Table 13 "Operating Range" on Page 35**).

In the event of a short circuit condition at the  $V_{\rm cc}$  pin, a shutdown/reset of the TLE7810G may occur due to overcurrent condition. This maximum output current for external loads is specified in the electrical characteristics.

The voltage regulator output is protected against overload and overtemperature.

An external reverse current protection is required at the pin  $V_{\rm S}$  to prevent the output capacitor at  $V_{\rm CC}$  from being discharged by negative transients or low  $V_{\rm S}$  voltage.

Data Sheet 19 Rev. 3.01, 2008-04-15



## 8 SPI (Serial Peripheral Interface)

Control and status information between SBC and  $\mu$ C is exchanged via a digital interface, that is called "serial peripheral interface" (SPI) on the SBC side, and "synchronous serial channel" (SSC) on the  $\mu$ C side. The 16-bit wide Programming or Input Word of the SBC (see **Table 2** to **Table 8**) is read in via the data input DI (with "LSB first"), which is synchronized with the clock input CLK supplied by the  $\mu$ C. The Diagnosis or Output Word appears synchronously at the data output DO (see **Table 9**).

The transmission cycle begins when the chip is selected by the Chip Select Not input CSN ("low" active). After the CSN input returns from L to H, the word that has been read in becomes the new control word. The DO output switches to tri-state status at this point, thereby releasing the DO bus for other usage.

The state of DI is shifted into the input register with every falling edge on CLK. The state of DO is shifted out of the output register after every rising edge on CLK. The number of received input clocks is supervised by a modulo-16 operation and the Input/Control Word is discarded in case of a mismatch.

This error is flagged by a "high" at the data output pin DO (interconnect to  $\mu$ C: P1.4) of the following SPI output word before the first rising edge of the clock is received. Additionally the logic level of DO will be "OR-ed" with the logic level of DI (P1.3).

Note: After wake-up from low-power modes the device needs to be set to Active Mode first before switches like LS1, LS2, Supply Output and LED Driver can be turned on with the second SPI command.




Figure 10 16-Bit SPI Input Data / Control Word



## Table 2 SPI Input Data Bits

BIT	Input Data	
0	Mode Selection Bit 0 (MS0)	
1	Mode Selection Bit 1 (MS1)	
2	Mode Selection Bit 2 (MS2)	
3	Configuration Selection Bit 0 (CS0)	
4	Configuration Selection Bit 1 (CS1)	
5 13	Configuration Register (meaning based on "Configuration Selection Bits")	
14	Measurement Interface "on" / "off" (setting only valid in active mode, in power saving modes the Measurement interface is turned off)	
15	Window Watchdog Stop/Sleep mode configuration "on" / "off" (the configuration is only valid for Stop/Sleep mode, in Active mode the Window Watchdog is always on); if "on" is set before Stop Mode is entered, watchdog remains active regardless of "watchdog disable current threshold"	

## Table 3 Mode Selection Bits

MS2	MS1	MS0	Mode Selection: SBC Mode
0	0	0	"reserved" / not used
0	0	1	"reserved" / not used
0	1	0	SBC Active Mode: "LIN Sleep"
0	1	1	SBC Active Mode (LIN "on")
1	0	0	SBC Sleep (LIN & VReg "off")
1	0	1	"reserved" / not used
1	1	0	LIN Transceiver: LIN Receive-Only
1	1	1	SBC Stop Mode (LIN "off")

## Table 4 Configuration Selection Bits

CS1 CS0 Configuration Selection		Configuration Selection	
0	0	General Configuration	
0	1	Integrated Switch Configuration	
1	0	Cyclic Wake Configuration	
1	1	Window Watchdog Configuration	



Table 5 General & Integrated Switch Configuration

Pos.	General Configuration <sup>1)</sup>	Integrated Switch Configuration <sup>2)</sup>
5	Reset Threshold: "default" or "SPI option"	Supply Output "on" / "off"
	(see Table 14: Reset Generator; Pin RESET)	
6	Reset Delay: "default" or "SPI option"	HS-LED "on" / "off"
	(see Table 14: Reset Generator; Pin RESET)	
7	LIN "Low Slope Mode" (10.4 kBaud)	HS-LED OV/UV disable
		"0": HS-LED will be turned off in case of V <sub>bat</sub> OV/UV
		"1": HS-LED will <u>not</u> be turned off in case of $V_{\text{bat}}$
		OV/UV
8	MON1 Input Activation	LS1 "on" / "off"
9	MON2 Input Activation	LS2 "on" / "off"
10	MON3 Input Activation	"reserved" / not used
11	MON4 Input Activation	"reserved" / not used
12	MON5 Input Activation	"reserved" / not used
13	ADC Measurement: $V_{\rm bat}$ / $V_{\rm temp}$	"reserved" / not used
	("0" = $V_{\text{bat}}$ ; "1" = $V_{\text{temp}}$ )	

<sup>1) &</sup>quot;1" = ON / enable, "0" = OFF / disable

Table 6 Cyclic Wake & Window Watchdog Period Settings<sup>1)2)</sup>

Pos.	Cyclic Sense / Wake Config.	Window Watchdog Config.
5	Cyclic Period Bit 0 (T0)	Watchdog Period Bit 0 (T0)
6	Cyclic Period Bit 1 (T1)	Watchdog Period Bit 1 (T1)
7	Cyclic Period Bit 2 (T2)	Watchdog Period Bit 2 (T2)
8	Cyclic Period Bit 3 (T3)	Watchdog Period Bit 3 (T3)
9	Cyclic Period Bit 4 (T4)	Watchdog Period Bit 4 (T4)
10	"reserved" / not used	Watchdog Period Bit 5 (T5)
11	"reserved" / not used	"0" (mandatory)
12	"reserved" / not used	"reserved" / not used
13	"reserved" / not used	"reserved" / not used

<sup>1) &</sup>quot;1" = ON, "0" = OFF

<sup>2) &</sup>quot;1" = ON, "0" = OFF

<sup>2)</sup> Cyclic wake and window watchdog period settings see Table 7 "Cyclic Wake Period Settings (Stop Mode only)" on Page 23



Table 7 Cyclic Wake Period Settings (Stop Mode only)

T4	Т3	T2	T1	ТО	Cyclic Wake Period	
0	0	0	0	0	Cyclic Wake "off"	
0	0	0	0	1	16 ms	
0	0	0	1	0	32 ms	
0	0	0	1	1	48 ms	
0	0	1	0	0	64 ms	
0	0	1	0	1	80 ms	
0	0	1	1	0	96 ms	
					ms	
1	1	1	1	1	496 ms	

Table 8 Window Watchdog Reset Period Settings

T5	T4	Т3	T2	T1	ТО	Window Watchdog Reset Period
0	0	0	0	0	0	"not a valid selection"
0	0	0	0	0	1	16 ms
0	0	0	0	1	0	32 ms
0	0	0	0	1	1	48 ms
0	0	0	1	0	0	64 ms
0	0	0	1	0	1	80 ms
0	0	0	1	1	0	96 ms
						ms
1	1	1	1	1	1	1008 ms

## Table 9 SPI Output Data

Pos.	Output Data <sup>1)</sup>	Output Data after Wake-up <sup>2)</sup>
0	$V_{\rm CC}$ Temperature Prewarning	$V_{ m CC}$ Temperature Prewarning
1	HS-LED fail (OC / OT)	HS-LED fail (OC / OT)
2	$V_{INT} ext{-}Fail$ ("active low")	$V_{INT}$ -Fail ("active low")
3	LS1/2 (OC / OT)	LS1/2 (OC / OT)
4	Window Watchdog Reset	Window Watchdog Reset
5	MON1 Logic Input Level	Wake-Up via MON1
6	MON2 Logic Input Level	Wake-Up via MON2
7	MON3 Logic Input Level	Wake-Up via MON3
8	MON4 Logic Input Level	Wake-Up via MON4
9	MON5 Logic Input Level	Wake-Up via MON5
10	"reserved" / not used	"reserved" / not used
11	LIN Failure	Bus Wake-Up via LIN Msg.
12	$V_{\rm bat}$ Range 1 (UV) <sup>3)</sup> [only "SBC Active Mode"]	End of Cyclic Wake Period
13	$V_{\mathrm{bat}}$ Range 2 (OV) [only "SBC Active Mode"]	"low" <sup>4)</sup>



Table 9 SPI Output Data (cont'd)

Pos.	Output Data <sup>1)</sup>	Output Data after Wake-up <sup>2)</sup>	
14	Supply Output (OC / OT)	Supply Output (OC / OT)	
15	$V_{\rm S}$ UV <sup>5)</sup> [only "SBC Active Mode"]	"low"	

- 1) "1" = ON / enable, "0" = OFF / disable, OC = overcurrent, UV = undervoltage, OT = overtemperature (temp. shut-down)
- 2) "1" = ON, "0" = OFF, OC = overcurrent, UV = undervoltage, OT = overtemperature (temp. shut-down)
- 3) Becomes valid after start-up time for voltage monitoring
- 4) Voltage monitoring not active in SBC Standby Mode
- 5) This bit needs to be read twice to indicate an undervoltage condition (only for  $V_{\rm S}$  ramping down bit15 set to "1")

Table 10 Diagnostic, Protection and Safety Functions

Module	Function	Effect	Concept
Window Watchdog	WD <sup>1)</sup> Failure	Reset; see Table 11 "Reset	SPI status latched until
		Behavior SBC" on Page 26	next read-out
LDO (VReg)	${ m OC^{2)}}$ at $V_{ m CC}$	current limitation	_
	voltage regulator	Reset, see Table 11 "Reset	Condition occurs at $V_{\rm S}$
	UV condition	Behavior SBC" on Page 26	below operating range
	$(V_{\rm S} \text{ related})$		
	$V_{\sf CC} ext{-}{\sf UV}$	Reset, see Table 11 "Reset	_
		Behavior SBC" on Page 26	
	WD current threshold	WD only disabled if	WD enabled if
	(Stop Mode)	$V_{\rm CC}$ -current < threshold <b>and</b> WD not enabled via SPI	$V_{\rm CC}$ -current > threshold
	OT <sup>3)</sup>	$V_{ m CC}$ -shutdown, Reset as soon as	automatically enabled with
		$V_{\rm CC}$ falls below reset threshold, see	thermal hysteresis
		Table 11 "Reset Behavior SBC" on Page 26	
	OT prewarning	SPI status output	SPI status latched until
			next read-out
internal supply	$V_{INT} ext{-}UV$	(internal) Reset; register settings	_
[SBC]		cleared; SPI status output; see	
$(V_{\rm S} \text{ related})$		Table 11 "Reset Behavior SBC" on Page 26	
LS-Switches	OC, OT	LSx-shutdown; SPI status output;	re-activation via SPI
		signalization via ERR pin	command; SPI status
			latched until next read-out
	microcontroller error	LSx-shutdown; see "Error	re-activation via SPI
	signalization (ERR)	Interconnect (ERR)" on Page 33	command
Supply Output	OC, OT	Supply-shutdown; SPI status	re-activation via SPI
		output	command; SPI status
			latched until next read-out



 Table 10
 Diagnostic, Protection and Safety Functions (cont'd)

Module	Function	Effect	Concept
HS-LED	OC, OT	HS-LED-shutdown; SPI status output	re-activation via SPI command; SPI status latched until next read-out
	$V_{BAT} ext{-}UV$	HS-LED-shutdown (optional), SPI status output	re-activation via SPI command; SPI status latched until next read-out
	$V_{BAT} ext{-}OV$	HS-LED-shutdown (optional), SPI status output	re-activation via SPI command; SPI status latched until next read-out
$\overline{V_{\rm BAT}\text{-Monitor}}$ (at $V_{\rm BAT\_SENSE}$ pin)	$V_{BAT} ext{-}UV$	HS-LED-shutdown (optional), SPI status output	SPI status latched until next read-out
	$V_{BAT} ext{-}OV$	HS-LED-shutdown (optional), SPI status output	SPI status latched until next read-out
$\overline{V_{\mathrm{S}}}$ -Monitor	$V_{ m S}$ -UV	SPI status output	SPI status latched until next read-out
LIN	LIN-Failure (OT, UV, TxD time-out)	SPI status output	-
	Wake-up	signalization via interconnect to μC (RxD and DO "low") and SPI status output	_
MONx-Inputs	Wake-up	signalization via interconnect to $\mu C$ (DO "low") and SPI status output	_
SPI	Failure Indicator	signalled at interconnect (DO "high" OR-ed with DI) once CSN is active	_

<sup>1)</sup> WD (Window) Watchdog

<sup>2)</sup> OC overcurrent detection

<sup>3)</sup> OT overtemperature detection



#### **Reset Behavior and Window Watchdog**

## 9 Reset Behavior and Window Watchdog

The SBC provides three different resets:

- $V_{\text{INT}}$ -UV: reset of SBC upon undervoltage detection at internal supply voltage
- $V_{cc}$ -UV: reset of SBC upon undervoltage detection at supply voltage ( $V_{cc}$ )
- Watchdog: reset of SBC caused by integrated window watchdog

Should the internal supply voltage become lower than the internal threshold the  $V_{\rm INT}$ -Fail SPI bit will be reset in order to indicate the undervoltage condition ( $V_{\rm INT}$ -UV). All other SPI settings are also reset by this condition. The  $V_{\rm INT}$ -Fail feature can also be used to give an indication that the system supply was disconnected and therefore a pre-setting routine of the microcontroller has to be started.

When the  $V_{\rm CC}$  voltage falls below the reset threshold voltage  $V_{\rm RTx}$  for a time duration longer than the filter time  $t_{\rm RR}$  the reset output is switched LOW and will be released after a programmable delay time (default setting for Power-On-Reset) when  $V_{\rm CC} > V_{\rm RTx}$ . This is necessary for a defined start of the microcontroller when the application is switched on after Power-On-Reset. As soon as an undervoltage condition of the output voltage ( $V_{\rm CC} < V_{\rm RTx}$ ) appears, the reset output is switched LOW again ( $V_{\rm CC}$ -UV). The reset delay time can be shortened via SPI bit. Please refer to Figure 17.

Table 11 Reset Behavior SBC

Affected by Reset	$V_{INT} ext{-}UV$	$V_{ m cc}$ -UV ${ m or}$ Watchdog-Reset
Reset Pin	"low"	"low"
Watchdog Timer	long open window	long open window
Operating Mode	SBC Standby	SBC Standby
LS-Switches	"off"	"off"
Supply Output	"off"	"off"
HS-LED	"off"	"off"
Configuration Settings	Reset ("all bits cleared")	see Figure 10 "16-Bit SPI Input Data / Control Word" on Page 20

After the above described delayed reset (LOW to HIGH transition at RESET pin) the **window watchdog** circuit is started by opening a long open window in SBC Standby Mode. The long open window allows the microcontroller to run its initialization sequences and then to trigger the watchdog via the SPI. Within the long open window period a watchdog trigger is detected as a write access to the "window watchdog period bit field" within the SPI control word. The trigger is accepted when the CSN input becomes HIGH after the transmission of the SPI word.

A correct watchdog trigger results in starting the window watchdog by opening a closed window with a width of 50% of the selected window watchdog period. This period, selected via the SPI window watchdog timing bit field, is programmable in a wide range. The closed window is followed by an open window with a width of 50% of the selected period. The microcontroller has to service the watchdog by periodically writing to the window watchdog timing bit field. This write access has to meet the open window. A correct watchdog service immediately results in starting the next closed window.

Should the trigger signal not meet the open window a watchdog reset is generated by setting the reset output low. Then the watchdog again starts by opening a long open window. In addition, a "window watchdog reset flag" is set within the SPI to monitor a watchdog reset. For fail safe reasons the TLE7810G is automatically switched to SBC Standby mode if a watchdog trigger failure occurs. This minimizes the power consumption in case of a permanent faulty microcontroller. This "window watchdog reset flag" will be cleared by any access to the SPI.

When entering a low power mode the watchdog can be requested to be enabled via an SPI bit. In SBC Stop Mode the watchdog is only turned off once the current consumption at  $V_{\rm CC}$  falls below the "watchdog current threshold".



Monitoring / Wake-Up Inputs MON1 ... 5 and Wake-Up Event Signalling

# 10 Monitoring / Wake-Up Inputs MON1 ... 5 and Wake-Up Event Signalling

In addition to a wake-up from SBC Stop / Sleep Mode via the LIN bus line it is also possible to wake-up the TLE7810G from low power mode via the monitoring/wake-up inputs. These inputs are sensitive to a transition of the voltage level, either from high to low or vice versa. Monitoring is available in Active Mode and indicates the voltage level of the inputs via SPI status bits.

A positive or negative voltage edge at MONx in SBC Sleep or Stop Mode results in signalling a wake-up event (via SBC [DO] to  $\mu$ C [P1.4] interconnect). After a wake-up via MONx the first transmission of the SPI diagnosis word in SBC Standby mode indicates the wake-up source. Further SPI status word transmissions show the logic level at the monitoring input pins.

Note: Immediately before switching the TLE7810G into a SBC power saving mode the activated MONx are initialized with the actual logic level detected at the MONx. In case a MONx is deactivated it can neither be used as wake-up source nor can it be used to detect logic levels.

However, there should be a minimum delay of three times "CSN high time" (see **Table "SPI Data Input Timing1)**" on Page 43) between activation of MONx and entering a power saving mode.

The monitoring input module consists of an input circuit with pull-up and pull-down current sources to define a certain voltage level with open inputs and a filter function to avoid wake-up events caused by unwanted voltage transients at the module inputs.

At a voltage level at the monitoring pins of  $V_{\text{MON\_th}} < V_{\text{MONx}} < 5.5 \text{ V}$  the pull-up current source becomes active, while at 1 V <  $V_{\text{MONx}} < V_{\text{MON\_th}}$  the pull-down sink is activated (see **Figure 11**) guaranteeing stable levels at the monitoring/wake-up inputs. Below and above these voltage ranges the current is minimized to a leakage current (see "Monitoring Inputs MONx" on Page 38).




Figure 11 Monitoring Input Block Diagram



## Monitoring / Wake-Up Inputs MON1 ... 5 and Wake-Up Event Signalling




Figure 12 Monitoring Input Characteristics



**Low Side Switches** 

### 11 Low Side Switches

The low side switches LS1 and LS2 have been designed to drive relays, e.g. in window lift applications. The continuous output current is dimensioned for 300mA (each) maximum. In SBC Active and LIN Receive-Only mode the low side outputs can be switched on and off, respectively via an SPI input bit. Protection against overcurrent, overtemperature and overvoltage conditions is integrated in the low-side drivers.

In case of a load current that is exceeding the overcurrent threshold both drivers are switched-off after a filter time. A thermal protection circuit is included as well, and is switching-off the drivers in case the overtemperature threshold is reached. In both cases the SPI diagnostic information is updated accordingly and the ERR interconnect is pulled "low" for **one internal cycle** (see "SBC Oscillator" on Page 37). The drivers have to be re-activated via SPI command. An overvoltage protection has been implemented by active clamping for inductive loads preventing the occurrence of voltage peaks.

Moreover the switches are automatically disabled when a reset or watchdog reset occurs. However, the switches are not automatically switched off in case of an overvoltage condition, e.g. load dump. If a double-failure occurs at the same time causing an overcurrent (OC) or overtemperature (OT) condition, than the LSx are turned off in order to protect the IC.

Note: In case one LSx is turned off due to an OC / OT condition the second LSx is turned off automatically (bidirectional ERR interconnect pulled "low").

The LSx can also be switched off by the microcontroller by pulling the bi-directional ERR interconnect "low" for at least one internal cycle (see "SBC Oscillator" on Page 37).

Data Sheet 29 Rev. 3.01, 2008-04-15



**Supply Output for Hall Sensor Supply** 

## 12 Supply Output for Hall Sensor Supply

The SUPPLY Output is intended to be used as Hall Sensor supply. In SBC Active and LIN Receive-Only mode this output can be switched on and off, respectively via an SPI input bit.

Note: The SUPPLY Output needs to be turned-off prior to entering **SBC Stop Mode** via SPI command as it will inherit the "on or off state" from the previous operation mode. In case of entering SBC Sleep Mode it is turned-off automatically.

This output provides an output voltage limitation and is protected against overcurrent and overtemperature. The protection mechanisms for the low-sides switches also apply for this high-side switch. In case of an overcurrent shutdown the supply output can be re-activated via SPI command. In order to prevent an unintended shut-down due to an overcurrent situation when a capacitive load is connected, a specified blanking time after switching-on has been implemented and is applied directly after activation of this output.



High-Side Switch as LED Driver (HS-LED)

## 13 High-Side Switch as LED Driver (HS-LED)

The high side output HS\_LED is intended for driving LEDs or small lamps. This function and the wake-up function via MON5 input are realized on the same pin (MON5/HS\_LED). In SBC Active and LIN Receive-Only mode the high side output can be switched on and off, respectively via an SPI input bit (automatically "off" in SBC Stop Mode).

The high-side driver is protected against overcurrent and overtemperature. The HS-LED is automatically disabled in case of an undervoltage ( $V_{\rm bat}$ -UV) and overvoltage condition ( $V_{\rm bat}$ -OV) and can only be re-activated via SPI command. This HS-LED OV/UV feature can be disabled via SPI bit (see **Table 5 "General & Integrated Switch Configuration" on Page 22**).

Data Sheet 31 Rev. 3.01, 2008-04-15



General Purpose I/Os (GPIO)

## 14 General Purpose I/Os (GPIO)

The pins P0.3 / P0.4 / P0.5 and P2.0 / P2.1 provide general purpose functionality, like Hall Sensor inputs, PWM output and capture. GPIOs P0.0, P0.1 and P0.2 are available in user mode only (alternate JTAG functionality). For further information see dedicated XC866 User's Manual and/or Data Sheet.



**Error Interconnect (ERR)** 

## 15 Error Interconnect (ERR)

The ERR interconnect provides a bi-directional error signalization. The ERR output (active low) immediately signals that a low side switch LSx has been shut down due to overcurrent or overtemperature condition. If the ERR signal is pulled "low" by the microcontroller for at least one internal cycle (see "SBC Oscillator" on Page 37), the low side switches LS1/LS2 are turned off (see Table 10 "Diagnostic, Protection and Safety Functions" on Page 24).



## **General Product Characteristics**

## 16 General Product Characteristics

## 16.1 Absolute Maximum Ratings

## Table 12 Absolute Maximum Ratings<sup>1)</sup>

 $T_{\rm j}$  = -40 °C to +150 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

16.1.3 Input voltage (output)  16.1.4 Input voltage (output)  16.1.5 Input voltage (output)  16.1.6 Low-Side Sv  16.1.7 SUPPLY Output (output)  16.1.8 Logic input voltage (output)  16.1.9 Logic output (output)  16.1.10 LIN line bus  16.1.11 Electrostatic (output)  16.1.12 Electrostatic (output)  16.1.13 Electrostatic (output)  16.1.14 Electrostatic (output)  16.1.15 Electrostatic (output)  16.1.16 Electrostatic (output)  16.1.17 Electrostatic (output)  16.1.18 Electrostatic (output)  16.1.19 Electrostatic (output)	Parameter		Limit	Values	Unit	Conditions	
16.1.1 Supply voltar 16.1.2 Regulator ou 16.1.3 Input voltage (output)  16.1.4 Input voltage (output)  16.1.5 Input voltage (output)  16.1.6 Low-Side Sv  16.1.7 SUPPLY Ou 16.1.8 Logic input v TDI, CLKIN) 16.1.9 Logic output RESET)  16.1.10 LIN line bus 16.1.11 Electrostatic "HBM" at pin VBAT_SENSE V  16.1.12 Electrostatic "HBM" at pin 16.1.13 Electrostatic "HBM" at an			Min.	Max.			
16.1.2 Regulator ou 16.1.3 Input voltage 16.1.4 Input voltage (output)  16.1.5 Input voltage (output)  16.1.6 Low-Side Sv  16.1.7 SUPPLY Ou 16.1.8 Logic input v TDI, CLKIN) 16.1.9 Logic output RESET)  16.1.10 LIN line bus 16.1.11 Electrostatic "HBM" at pin VBAT_SENSE V  16.1.12 Electrostatic "HBM" at pin 16.1.13 Electrostatic "HBM" at an 16.1.14 Electrostatic "CDM" at an			•				
16.1.3 Input voltage (output)  16.1.4 Input voltage (output)  16.1.5 Input voltage (output)  16.1.6 Low-Side Sv  16.1.7 SUPPLY Output (output)  16.1.8 Logic input voltage (output)  16.1.9 Logic output (output)  16.1.10 LIN line bus  16.1.11 Electrostatic (output)  16.1.12 Electrostatic (output)  16.1.13 Electrostatic (output)  16.1.14 Electrostatic (output)  16.1.15 Electrostatic (output)  16.1.16 Electrostatic (output)  16.1.17 Electrostatic (output)  16.1.18 Electrostatic (output)  16.1.19 Electrostatic (output)	voltage	$V_{S}$	-0.3	40	V	_	
16.1.4 Input voltage (output)  16.1.5 Input voltage  16.1.6 Low-Side Sv  16.1.7 SUPPLY Output voltage (output voltage)  16.1.8 Logic input voltage (output voltage)  16.1.9 Logic output voltage (output voltage)  16.1.10 LIN line bus  16.1.11 Electrostatic (output voltage)  16.1.12 Electrostatic (output voltage)  16.1.13 Electrostatic (output voltage)  16.1.14 Electrostatic (output voltage)  16.1.15 Logic input voltage)  16.1.16 Low-Side Sv  16.1.19 Logic output voltage)  16.1.10 LIN line bus  16.1.11 Electrostatic (output voltage)  16.1.12 Electrostatic (output voltage)  16.1.13 Electrostatic (output voltage)  16.1.14 Electrostatic (output voltage)	or output voltage	$V_{\sf CC}$	-0.3	5.5	٧	_	
(output)  16.1.5 Input voltage  16.1.6 Low-Side Sv  16.1.7 SUPPLY Output voltage input voltage  16.1.8 Logic input voltage input	ltage at MON1-4	$V_{MONx}$	V <sub>S</sub> - 40	40	V	also for pulses according to ISO 7637; external series resistor $R > 1.0 \text{ k}\Omega$ required	
16.1.6 Low-Side Sv  16.1.7 SUPPLY Ou  16.1.8 Logic input v	oltage at MON5/HS_LED	V <sub>MON5</sub>	V <sub>S</sub> - 40	V <sub>S</sub> + 0.3	V	MON5 input voltage limited due to LED driver functionality. $R > 1.0 \text{ k}\Omega$ required	
16.1.7 SUPPLY Ou  16.1.8 Logic input v TDI, CLKIN)  16.1.9 Logic output RESET)  16.1.10 LIN line bus  16.1.11 Electrostatic "HBM" at pin VBAT_SENSE V  16.1.12 Electrostatic "HBM" at pin  16.1.13 Electrostatic "HBM" at an	oltage at $V_{BAT\_SENSE}$	V <sub>BATSENSE</sub>	V <sub>S</sub> - 40	40	V	also for pulses according to ISO 7637; external series resistor $R > 1.0 \text{ k}\Omega$ required	
16.1.8 Logic input v TDI, CLKIN) 16.1.9 Logic output RESET) 16.1.10 LIN line bus 16.1.11 Electrostatic "HBM" at pin VBAT_SENSE V 16.1.12 Electrostatic "HBM" at pin 16.1.13 Electrostatic "HBM" at an	le Switches LSx	$V_{LSx}$	-0.3	$V_{LSx\_CL}$	V	limited by output clamping voltage & clamping energy	
TDI, CLKIN)  16.1.9 Logic output RESET)  16.1.10 LIN line bus  16.1.11 Electrostatic "HBM" at pin VBAT_SENSE V  16.1.12 Electrostatic "HBM" at pin 16.1.13 Electrostatic "HBM" at an 16.1.14 Electrostatic "CDM" at an 16.1.14	Y Output	$V_{Supply}$	-0.3	$V_{\rm S}$ + 0.3	V	_	
RESET)  16.1.10 LIN line bus  16.1.11 Electrostatic "HBM" at pin $V_{\rm BAT\_SENSE}$ V  16.1.12 Electrostatic "HBM" at pin 16.1.13 Electrostatic "HBM" at an 16.1.14 Electrostatic "CDM" at an 19.15 Electrostatic "CDM" at an	put voltages (TMS, TCK, KIN)	$V_1$	-0.3	V <sub>CC</sub> + 0.3	V	0 V < V <sub>S</sub> < 27 V 0 V < V <sub>CC</sub> < 5.5 V	
16.1.11 Electrostatic "HBM" at pin $V_{\rm BAT\_SENSE}$ v.  16.1.12 Electrostatic "HBM" at pin 16.1.13 Electrostatic "HBM" at an 16.1.14 Electrostatic "CDM" at an 19.15 Electrostatic "CDM" at	utput voltage (TDO, )	$V_{\mathrm{DRI},\mathrm{RD}}$	-0.3	V <sub>CC</sub> + 0.3	V	0 V < V <sub>S</sub> < 27 V 0 V < V <sub>CC</sub> < 5.5 V	
"HBM" at pin $V_{\rm BAT\_SENSE}$ v 16.1.12 Electrostatic "HBM" at pin 16.1.13 Electrostatic "HBM" at any 16.1.14 Electrostatic "CDM" at any	bus input voltages	$V_{bus}$	V <sub>S</sub> - 40	40	V	_	
16.1.12 Electrostatic "HBM" at pin 16.1.13 Electrostatic "HBM" at an 16.1.14 Electrostatic "CDM" at an	static discharge voltage at pin LIN, MONx, <sub>NSE</sub> vs. GND	$V_{ESD}$	-4	4	kV	EIA/JESD22-A114-B C = 100 pF, $R$ = 1.5 k $\Omega$	
"HBM" at any 16.1.14 Electrostatic "CDM" at any	static discharge voltage at pin $V_{ m DDC}$ vs. GND	$V_{ESD}$	-600	600	V	EIA/JESD22-A114-B C = 100 pF; $R$ = 1.5 kΩ	
"CDM" at an	static discharge voltage at any other pin	$V_{ESD}$	-2	2	kV	EIA/JESD22-A114-B C = 100 pF; $R$ = 1.5 kΩ	
Temperatures	static discharge voltage at any pin	$V_{ESD}$	-500	500	V	Charged device model; according to AEC Q100-011 Rev-B	
		•	•		•		
16.1.15 Junction tem	n temperature	$T_{\rm j}$	-40	150	°C	_	
16.1.16 Storage tem	temperature	$T_{stg}$	-50	150	°C	_	

<sup>1)</sup> Not subject to production test, specified by design.



#### **General Product Characteristics**

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

## 16.2 Functional Range

## Table 13 Operating Range

Pos.	Parameter	Symbol	Lim	t Values	Unit	Conditions	
			Min. Max.				
16.2.1	Supply voltage	$V_{S}$	3.9	27	V	40 V load dump; $t \le 0.4$ s; 27V jump start; $t \le 60$ s; $V_{\rm S  (min)}$ valid for ramp-dowr	
16.2.2	Voltage range at LSx pins	$V_{LSx}$	-0.3	27	V	40 V load dump; $t \le 0.4$ s; can withstand short circuit to $V_{\rm S} \le 20$ V	
16.2.3	External output current at pin $V_{\rm CC}$	$I_{\mathrm{CC\_ext}}$	_	5	mA	external loads	
16.2.4	Supply voltage slew rate	$\mathrm{d}V_\mathrm{S}/\mathrm{d}t$	-0.5	5	V/μs	_	
16.2.5	Logic input voltage (TMS, TCK, TDI, CLKIN)	$V_1$	-0.3	V <sub>CC</sub> + 0.3 V	V	-	
16.2.6	Output capacitor connected to $V_{\rm CC}$ pin	$C_{\sf CC}$	1	-	μF	ESR < 6 $\Omega$ @ $f$ = 10 kHz; 100 nF in parallel recommended	
16.2.7	SPI clock frequency	$f_{clk}$	_	4	MHz	_	
16.2.8	Junction temperature	$T_{\rm j}$	-40	150	°C	_	
16.2.9	Delay time for operating mode change	$t_{\sf chmode}$	10	_	μS	min. time between 2 SPI commands; CSN "high"	

#### 16.3 Thermal Resistance

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
16.3.1	Junction to Soldering Point <sup>1)</sup>	$R_{thJSP}$	-	-	17	K/W	measured to pin 7,8,22
16.3.2	Junction to Ambient <sup>1)</sup>	$R_{thJA}$	_	43	_	K/W	2)

<sup>1)</sup> Not subject to production test, specified by design

Data Sheet 35 Rev. 3.01, 2008-04-15

<sup>2)</sup> Specified R<sub>thJA</sub> value is according to Jedec JESD51-2,-7 at natural convection on FR4 2s2p board; The Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70µm Cu, 2 x 35µm Cu).



#### **General Product Characteristics**

## 16.4 Electrical Characteristics

**Table 14 Electrical Characteristics** 

 $V_{\rm S}$  = 13.5 V,  $T_{\rm j}$  = -40 °C to +150 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	L	imit Val	ues	Unit	Conditions	
			Min. Typ. Max.		Max.			
Current	Consumption @ Pin $V_{S}$	1						
16.4.1	Current Consumption (MCM): $I_{\text{MCM\_norm}} = I_{\text{SBC\_AM}} + I_{\text{µC\_NM}}$	$I_{MCM\_norm}$	_	24	30	mA	$T_{\rm j}$ = -40 85 °C; SBC: active mode $\mu$ C: normal mode	
16.4.2	Current Consumption (SBC): SBC Active Mode	$I_{SBC\_AM}$	_	3	5	mA	$T_{\rm j}$ = -40 85 °C; w/o data transmission; only SBC; all switches "off"	
16.4.3	Current Consumption (μC): Normal Mode	$I_{ m \mu C\_NM}$	_	21	25	mA	$T_{\rm j}$ = -40 85 °C; only $\mu$ C	
16.4.4	Quiescent Current (MCM): STOP Mode	I <sub>MCM_Stop</sub>	_	60	95	μА	$T_{\rm j}$ = -40 85 °C; $I_{\rm MCM}$ = $I_{\rm SBC}$ + $I_{\rm \mu C}$	
16.4.5	SBC STOP Mode with "cyclic wake"	$I_{\mathrm{SBC\_Stop}}$	_	_	80			
16.4.6	SBC STOP Mode without "cyclic wake"	$I_{\mathrm{SBC\_Stop}}$	_	50	65			
16.4.7	μC Power Down Mode	$I_{\mu \text{C\_Stop}}$	_	10	30			
16.4.8	Quiescent Current (MCM): STANDBY	$I_{ m MCM\_Stby}$	_	_	95	μΑ	$T_{\rm j}$ = -40 85 °C; $I_{\rm MCM}$ = $I_{\rm SBC}$ + $I_{\rm \mu C}$ Supply Output (Hall Supply) turned-off	
16.4.9	μC Power Down Mode	$I_{\mu \text{C\_PWR\_DWN}}$	_	10	30			
16.4.10	SBC STANDBY Mode	$I_{\mathrm{SBC\_Stby}}$	_	50	65			
16.4.11	SBC STANDBY Mode	I <sub>SBC_Stby</sub>	_	250	800	μΑ	Quiescent Current @ $T_j$ = -40 85 °C; Supply Output (Hall Supply) turned-off; <b>after</b> LIN wake-up/power-up	
16.4.12	Quiescent Current (MCM): Sleep Mode	$I_{MCM\_Sleep}$	_	25	40	μА	$T_{\rm j}$ = -40 85 °C; $I_{\rm MCM}$ = $I_{\rm SBC}$ + $I_{\rm \mu C}$ ; ${\rm \mu C}$ "turned-off"	
Voltage	Regulator; Pin $V_{ t CC}$							
16.4.13	Output voltage	$V_{CC}$	4.9	5.0	5.1	V	$\begin{array}{l} \text{1 mA} < I_{\text{CC}} < \text{45 mA}; \\ \text{5.5 V} < V_{\text{S}} < \text{27 V}; \\ C_{\text{L}} \geq \text{1 } \mu\text{F}; \text{ESR} < \text{6 } \Omega \end{array}$	
16.4.14	Line regulation	$\Delta V_{\sf CC}$	_	-	20	mV	$5.5 \text{ V} < V_{\text{S}} < 27 \text{ V};$ $I_{\text{CC}} = 1 \text{ mA}$	
16.4.15	Load regulation	$\Delta V_{\sf CC}$	_	-	50	mV	1 mA < $I_{\rm CC}$ < 45 mA; 5.5 V < $V_{\rm S}$ < 27 V	
16.4.16	Power supply ripple rejection <sup>1)</sup>	PSRR	_	40	_	dB	$V_{\rm r}$ = 1 Vpp; $f_{\rm r}$ = 100 Hz; $C_{ m VCC}$ = 1 $\mu{ m F}$	



Table 14 Electrical Characteristics (cont'd)

Pos.	Parameter	Symbol	L	imit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
16.4.17	Output current limit	$I_{CCmax}$	45	-	200	mA	$V_{\rm CC}$ = 4.5 V; power transistor thermally monitored
16.4.18	Drop voltage $V_{DR} = V_{S} - V_{CC}$	$V_{DR}$	_	-	0.3	V	1 mA < $I_{\rm CC}$ < 45 mA; 3.9 V < $V_{\rm S}$ < 5.1 V
16.4.19	$V_{\rm CC}$ thermal prewarning ON temperature	$T_{jPW}$	120	145	170	°C	1)
16.4.20	$V_{\rm CC}$ thermal prewarning hysteresis	$T_{ m jPW\_hys}$	_	10	-	K	1)
16.4.21	$V_{\rm CC}$ thermal shutdown temperature	$T_{jSD}$	155	185	200	°C	1)
16.4.22	$V_{\rm CC}$ thermal shutdown hysteresis	$T_{\mathrm{jSD\_hys}}$	20	35	-	K	1)
16.4.23	$V_{\rm CC}$ ratio of SD to PW temp.	$T_{\rm jSD}/T_{\rm jPW}$	_	1.25	-	_	1)
Under-/C	vervoltage Detection @ V	bat_sense Pin		"	"		
16.4.24	Undervoltage Threshold "ramp-up"	$V_{UVT\_Vbat}$	7.1	7.65	8.2	V	indicated within SPI output word; LED Driver turned off
16.4.25	Undervoltage Threshold "ramp-down"	$V_{UVT\_Vbat}$	6.8	7.25	7.65	V	indicated within SPI output word; LED Driver turned off
16.4.26	Undervoltage Threshold hysteresis	$V_{ m UVT\_Vbat\_hys}$	_	400	_	mV	1)
16.4.27	Overvoltage Threshold "ramp-up"	$V_{OVT\_Vbat}$	17.6	18.5	19.4	V	indicated within SPI output word; LED Driver turned off
16.4.28	Overvoltage Threshold "ramp-down"	$V_{OVT\_Vbat}$	16.6	17.4	18.2	V	indicated within SPI output word; LED Driver turned off
16.4.29	Overvoltage threshold hysteresis	$V_{OVT\_Vbat\_hys}$	_	1.1	-	V	1)
Undervo	Itage Detection @ $V_{\rm S}$ Pin	1		"	"		
16.4.30	Undervoltage threshold "ramp-down"	$V_{UVT\_Vs}$	5.8	6.5	7.2	V	indicated within SPI output word
16.4.31	Undervoltage threshold hysteresis	$V_{ m UVT\_Vs\_hys}$	_	250	-	mV	1)
SBC Osc	cillator	•			•		·
16.4.32	Internal cycling time	$t_{CYL}$	3.2	3.9	4.8	μS	internal oscillator $f_{OSC}$ = 256 kHz (typ.)



Table 14 Electrical Characteristics (cont'd)

Pos.	Parameter	Symbol	L	imit Val	ues	Unit	Conditions
			Min. Typ. Max.		Max.		
Reset G	enerator; Pin RESET	1			1		
16.4.33	Reset threshold voltage (for $V_{\rm CC}$ UV condition	$V_{RT1}$	4.5	4.65	4.8	V	at pin $V_{\rm CC}$ , default SPI setting
	indication)	$V_{RT2}$	3.0	3.15	3.3	V	at pin $V_{\rm CC}$ , SPI option
16.4.34	Reset threshold voltage	$V_{ m RT1\_hys}$	20	90	_	mV	1)
	hysteresis	$V_{RT2\_hys}$	20	90	_	mV	
16.4.35	Reset low output voltage	V <sub>RESET</sub>	-	0.2	0.4	V	$I_{\mathrm{RESET}}$ = 1 mA for $V_{\mathrm{CC}}$ = $V_{\mathrm{RTx}}$ ; $I_{\mathrm{RESET}}$ = 200 $\mu$ A for $V_{\mathrm{RTx}}$ > $V_{\mathrm{CC}}$ $\geq$ 1 V
16.4.36	Reset high output voltage	$V_{RESET}$	$0.7 \times V_{\rm CC}$	_	V <sub>CC</sub> + 0.1	V	_
16.4.37	Reset pull-up current	$I_{RESET}$	-20	-150	-500	μΑ	$V_{RESET}$ = 0 V
16.4.38	Reset reaction time	$t_{RR}$	4	10	26	μS	$V_{\rm CC}$ < $V_{\rm RT}$ to RESET = "low"
16.4.39	Reset delay time	t <sub>RD1</sub>	4.0	5.0	6.0	ms	default SPI setting; after Power-On-Reset
		$t_{RD2}$	0.4	0.5	0.6	ms	SPI setting option
Watchdo	g Generator	+	-				
16.4.40	Long open window	$t_{LW}$	51	64	77	ms	_
16.4.41	Watchdog disable current threshold	$I_{\mathrm{WDI,th}}$	0.2	1	4	mA	only SBC Stop Mode
Monitori	ng Inputs MONx	1			1		
16.4.42	Wake-up/monitoring threshold voltage	$V_{MONth}$	3.7	4	4.3	V	in all SBC modes; without serial resistor (with $R_{\rm S}$ : $\Delta V = I_{\rm PD/PU} \times R_{\rm S}$ ) $V_{\rm S}$ > 6.0 V (drops linearly for $V_{\rm S}$ < 6.0 V)
16.4.43	Threshold hysteresis	$V_{MONth,hys}$	20	50	600	mV	without serial resistor $R_S$ (with $R_S$ : $\Delta V = I_{PD/PU} \times R_S$ )
16.4.44	Wake-up/monitoring filter time	t <sub>MON</sub>	10	15	25	μS	_
16.4.45	Pull-up current	$I_{ m PU,\;MONx}$	-10	-5	-1	μΑ	$V_{\rm MON\_th} < V_{\rm MONx} < 5.5   m V$
16.4.46	Pull-down current	$I_{PD,\;MONx}$	1	5	10	μΑ	$1 \text{ V} < V_{\text{MONx}} < V_{\text{MON\_th}}$
16.4.47	Input leakage current (except MON5 due to	$I_{LK,I}$	-2	0	2	μА	$0 \text{ V} < V_{\text{MONx}} < 1 \text{ V};$ $5.5 \text{ V} < V_{\text{MONx}} < 40 \text{ V}$
	alternative LED supply voltage functionality)	$I_{LK,I}$	-2	0	2	μΑ	$V_{\rm MON}$ = 40 V; $V_{\rm S}$ = 0 V; general: $V_{\rm MONx}$ > $V_{\rm S}$
16.4.48	Input leakage current MON5	$I_{LK\_MON5,I}$	-5	0	2	μΑ	$0 \text{ V} < V_{\text{MON5}} < 1 \text{ V};$ $5.5 \text{ V} < V_{\text{MON5}} < V_{\text{S}} + 0.3 \text{ V}$



Table 14 Electrical Characteristics (cont'd)

Pos.	Parameter	Symbol	L	_imit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
Low Side	e Output LS1 / LS2	<u> </u>			-	"	
16.4.49	Static Drain-Source ON-Resistance	$R_{DSONLSx}$	_	-	3.0	Ω	$T_{\rm J}$ = 150 °C; $V_{\rm S}$ > 4.5 V; $I_{\rm LS}$ = 200 mA
			_	1.0	_	Ω	$T_{\rm J} = 25$ °C; $V_{\rm S} > 4.5$ V; $I_{\rm LS}$ = 200 mA
16.4.50	Output clamping voltage	V <sub>LSx_CL</sub>	40	45	50	V	output "off"; current pulse: $I_{\rm LS1/2}$ = 100 mA; condition during production test
16.4.51	Leakage current	$I_{QLLSx}$	_	_	5	μА	$V_{\rm LSx}$ = $V_{\rm S}$ ; -40 °C < $T_{\rm J}$ < 85 °C
16.4.52	Switch ON time	t <sub>ONLSx</sub>	_	15	40	μS	CSN high to LSx on; resistive load 120 $\Omega$
16.4.53	Switch OFF time	t <sub>OFFLSx</sub>	_	-	40	μS	CSN high to LSx off; resistive load 120 $\Omega$
16.4.54	Overcurrent shutdown threshold	$I_{SDLSx}$	600	800	1000	mA	to prevent shutdown at overvoltage conditions @ -40 °C higher limits have been chosen <sup>2)</sup>
16.4.55	Overcurrent shutdown filter time	$t_{\sf dSDLSx}$	10	18	26	μ\$	after continuos overcurrent detection $t > t_{\rm dSDLSx}$ affected LSx will be shutdown and overcurrent condition will be indicated via SPI output word
16.4.56	LS1/2 thermal shutdown temp.	$T_{jSD}$	155	_	200	°C	1)
16.4.57	LS1/2 thermal shutdown temp. hysteresis	$T_{\mathrm{jSD\_hys}}$	10	15	_	K	1)
16.4.58	Output Clamping Energy at pins LSx	E <sub>CL</sub>	_	-	4	mJ	based on 250.000 switching cycles
Supply (	Output (Hall Sensor Supply	<b>/</b> )				•	
16.4.59	Drop voltage $V_{\rm S}$ - $V_{\rm Supply}$	$V_{DROP\_Supply}$	_	-	300	mV	$I_{\text{Supply}}$ = -18 mA; 3.9 V < $V_{\text{S}}$ < 13.5 V
16.4.60	Output voltage range	$V_{\sf SUPPLY}$	2.7	_	18.0	V	$3.9 \text{ V} < V_{\text{S}} < 27.0 \text{ V};$ for $t < 0.4 \text{ s}:$ $27.0 \text{ V} < V_{\text{S}} < 40.0 \text{ V};$
16.4.61	Leakage current	$I_{\mathrm{QL\_SUPPLY}}$	-5	_	_	μΑ	$V_{\rm Supply}$ = 0 V
16.4.62	Switch ON time	$t_{\sf ON\_SUPPLY}$	_	_	200	μS	CSN high to SUPPLY
16.4.63	Switch OFF time	t <sub>OFF_SUPPLY</sub>	_	_	100	μS	CSN high to SUPPLY
16.4.64	Overcurrent shutdown threshold	$I_{\mathrm{SD\_SUPPLY}}$	-80	-40	-20	mA	_



Table 14 Electrical Characteristics (cont'd)

Pos.	Parameter	Symbol	L	imit Valu	ies	Unit	Conditions
			Min.	Тур.	Max.		
16.4.65	Switch ON overcurrent shutdown blanking time	t <sub>blank_ON</sub>	60	-	140	μS	-
16.4.66	Shutdown filter time	$t_{ m dSDHSUPPLY}$	10	18	26	μs	overcurrent will be indicated/shutdown will be initiated after continuous detection of overcurrent condition
16.4.67	Thermal shutdown temp.	$T_{\rm jSD\_SUPPLY}$	155	175	200	°C	1)
16.4.68	Thermal shutdown temp. hysteresis	$T_{ m jSD}$ _SUPPLY_hys	10	15	_	K	1)
LED Driv	ver (HS-LED)	•					
16.4.69	Static Drain-Source ON-Resistance	R <sub>DSONHS_LED</sub>	_	_	20.0	Ω	$T_{\rm J}$ = 150 °C; $I_{\rm HS-LED}$ = -45 mA
			_	8.5	-	Ω	$T_{\rm J}$ = 25°C; $I_{\rm HS\text{-}LED}$ = -45 mA
16.4.70	Leakage current	$I_{HS\_LED}$	-5	_	_	μΑ	$V_{HS\_LED}$ = 0 V
16.4.71	Switch ON time	$t_{ONHS\_LED}$	_	_	100	μS	CSN high to HS_LED on
16.4.72	Switch OFF time	$t_{\sf OFFHS\_LED}$	_	_	100	μS	CSN high to HS_LED off
16.4.73	Overcurrent shutdown threshold	$I_{ extsf{SDHS\_LED}}$	-120	-80	-50	mA	-
16.4.74	Overcurrent shutdown filter time	t <sub>dSDHS_LED</sub>	10	18	26	μ\$	overcurrent will be indicated/shutdown will be initiated after continuous detection of overcurrent condition
16.4.75	Thermal shutdown temp.	$T_{\rm jSDHS\_LED}$	155	175	200	°C	1)
16.4.76	Thermal shutdown temp. hysteresis	$T_{jSDHS\_hys}$	_	10	-	K	1)
LIN Bus	Receiver						
16.4.77	Receiver threshold voltage, recessive to dominant edge	$V_{ m bus,rd}$	0.42 × V <sub>S</sub>	0.48 × V <sub>S</sub>	_	V	-
16.4.78	Receiver dominant state	$V_{ m busdom}$	-	-	0.42 × V <sub>S</sub>	V	(LIN Spec 1.3 (2.0); Line 10.1.9 (3.1.9))
16.4.79	Receiver threshold voltage, dominant to recessive edge	$V_{ m bus,dr}$	_	0.52 × V <sub>S</sub>	0.58 × V <sub>S</sub>	V	$V_{\rm bus,rec}$ < $V_{\rm bus}$ < 27 V
16.4.80	Receiver recessive state	$V_{ m busrec}$	0.58 × V <sub>S</sub>	-	-	V	(LIN Spec 1.3 (2.0); Line 10.1.10 (3.1.10))
16.4.81	Receiver center voltage	$V_{ m buscent}$	0.475 × V <sub>S</sub>	$V_{\rm S}$	0.525 × V <sub>S</sub>	V	(LIN Spec 1.3 (2.0); Line 10.1.11 (3.1.11))



Table 14 Electrical Characteristics (cont'd)

Pos.	Parameter	Symbol	L	imit Valu	ıes	Unit	Conditions
			Min.	Тур.	Max.		
16.4.82	Receiver hysteresis	$V_{ m bus,hys}$	0.02 × V <sub>S</sub>	0.04 × V <sub>S</sub>	0.1 × V <sub>S</sub>	V	$V_{\rm bus,hys}$ = $V_{\rm bus,rec}$ - $V_{\rm bus,dom}$ (LIN Spec 1.3 (2.0); Line 10.1.12 (3.1.12))
16.4.83	Wake-up threshold voltage	$V_{ m wake}$	0.4 × V <sub>S</sub>	0.5 × V <sub>S</sub>	0.6 × V <sub>S</sub>	V	-
16.4.84	RxD filter time	t <sub>RxD_filter</sub>	_	0.85	_	μs	1) Note: RC filter between LIN and RxD signal
LIN Bus	Transmitter	<u> </u>					-
16.4.85	Bus serial diode voltage drop	$V_{ m serdiode}$	0.4	0.7	1.0	V	$V_{TxD}$ = high Level
16.4.86	Bus dominant output voltage	$V_{ m bus,dom}$	_	_	1.2	V	$V_{\rm TxD}$ = 0 V; $V_{\rm S}$ = 7 V; $R_{\rm L}$ = 500 $\Omega$ ; (LIN Spec 1.3; Line 10.1.13)
		_	_	2.0	V	$V_{\rm S}$ = 18 V; $R_{\rm L}$ = 500 $\Omega$ ; (LIN Spec 1.3; Line 10.1.14)	
16.4.87	Bus dominant output voltage	$V_{ m bus,dom}$	0.6	-	-	V	$V_{\rm TxD}$ = 0 V; $V_{\rm S}$ = 7 V; $R_{\rm L}$ = 1 k $\Omega$ ; (LIN Spec 1.3; Line 10.1.15)
			0.8	-	_	V	$V_{\rm S}$ = 18 V; $R_{\rm L}$ = 1 k $\Omega$ ; (LIN Spec 1.3; Line 10.1.16)
16.4.88	Bus short circuit current (current limitation)	$I_{ m bus,sc}$	40	100	150	mA	V <sub>bus,short</sub> = 18 V; (LIN Spec 1.3 (2.0); Line 10.1.4 (3.1.4))
16.4.89	Leakage current	$I_{ m bus,lk}$	-500	-140	-	μА	$V_{\rm S}$ = 0 V; $V_{\rm bus}$ = -8 V (LIN Spec 1.3 (2.0); Line 10.1.7 (3.1.7))
			_	10	25	μА	$V_{\rm S}$ = 0 V; $V_{\rm bus}$ = 18 V (LIN Spec 1.3 (2.0); Line 10.1.8 (3.1.8))
			-1	-	-	mA	$V_{\rm S}$ = 18 V; $V_{\rm bus}$ = 0 V (LIN Spec 1.3 (2.0); Line 10.1.5 (3.1.5))
			_	-	20	μА	$V_{\rm S}$ = 8 V; $V_{\rm bus}$ = 18 V (LIN Spec 1.3 (2.0); Line 10.1.6 (3.1.6))



# Table 14 Electrical Characteristics (cont'd)

Pos.	Parameter	Symbol	L	Limit Values			Conditions
			Min.	Тур.	Max.		
16.4.90	Bus pull-up resistance	R <sub>bus</sub>	20	30	60	kΩ	Active/Standby Mode (LIN Spec 1.3 (2.0); Line 10.2.2 (3.2.2))
16.4.91	LIN output current	$I_{lin}$	5	20	60	μΑ	Sleep mode; $V_{\rm bus}$ = 0 V
Dynamic	LIN Transceiver Characte						
16.4.92	Slew rate falling edge	$S_{ m fslope}$	-3	_	-1	V/μs	$60\% > V_{\rm bus} > 40\%;$ 1 μs < (τ = $R_{\rm I} \times C_{\rm bus}$ ) < 5 μs; $V_{\rm S}$ = 13.5 V; Active Mode (LIN Spec 1.3; Line 10.3.1)
16.4.93	Slew rate rising edge	$S_{ m rslope}$	1	_	3	V/µs	$40\% < V_{\rm bus} < 60\%;$ 1 μs < (τ = $R_{\rm I} \times C_{\rm bus}$ ) < 5 μs; $V_{\rm S}$ = 13.5 V; Active Mode (LIN Spec 1.3; Line 10.3.1)
16.4.94	Slope symmetry	$t_{ m slopesym}$	-5	_	5	μS	$t_{\text{fslope}}$ - $t_{\text{rslope}}$ ; $V_{\text{S}}$ = 13.5 V (LIN Spec 1.3; Line 10.3.3)
16.4.95	Propagation delay TxD LOW to bus	$t_{d(L),T}$	_	1	4	μS	(LIN Spec 1.3; Line 10.3.6)
16.4.96	Propagation delay TxD HIGH to bus	$t_{d(H),T}$	_	1	4	μS	(LIN Spec 1.3; Line 10.3.6)
16.4.97	Propagation delay Bus dominant to RxD LOW	$t_{\sf d(L),R}$	_	1	6	μS	$C_{\rm RxD}$ = 20 pF; $R_{\rm RxD}$ = 2.4 k $\Omega$ (LIN Spec 1.3; Line 10.3.7)
16.4.98	Propagation delay Bus recessive to RxD HIGH	$t_{\sf d(H),R}$	_	1	6	μS	$C_{\rm RxD}$ = 20 pF; $R_{\rm RxD}$ = 2.4 k $\Omega$ (LIN Spec 1.3; Line 10.3.7)
16.4.99	Receiver delay symmetry	$t_{sym,R}$	-2	-	2	μ\$	$t_{\text{sym,R}} = t_{\text{d(L),R}} - t_{\text{d(H),R}}$ (LIN Spec 1.3; Line 10.3.8)
16.4.100	Transmitter delay symmetry	$t_{sym,T}$	-2	_	2	μ\$	$t_{\text{sym,T}} = t_{\text{d(L),T}} - t_{\text{d(H),T}}$ (LIN Spec 1.3; Line 10.3.9)
16.4.101	Wake-up delay time	$t_{wake}$	30	100	150	μS	$T_{\rm j} \le$ 125 °C
				_	170	μS	<i>T</i> <sub>j</sub> ≤ 150 °C
16.4.102	TxD dominant time out	$t_{\sf timeout}$	6	12	20	ms	$V_{TxD}$ = 0 V



### Table 14 Electrical Characteristics (cont'd)

Pos.	Parameter	Symbol	L	imit Val	lues	Unit	Conditions
			Min.	Тур.	Max.		
16.4.103	TxD dominant time out	$t_{ m torec}$	_	10	_	μS	$V_{\rm TxD} = 5  {\rm V}^{1)}$
	recovery time						
-	Rate 20 kbit/s; 1 $\mu$ s < $\tau$ = $R$	$C_{L} \times C_{bus} < 5$	μ <b>s</b>				
16.4.104	Duty cycle D1	D1	0.396		-	μS	duty cycle 1: $ \begin{aligned} & \text{TH}_{\text{Rec}}(\text{max}) = 0.744 \times V_{\text{S}}; \\ & \text{TH}_{\text{Dom}}(\text{max}) = 0.581 \times V_{\text{S}}; \\ & V_{\text{S}} = 7.0 \dots 18 \text{ V}; \\ & t_{\text{bit}} = 50  \mu\text{s}; \\ & \text{D1} = t_{\text{bus\_rec}(\text{min})} \text{ / 2 } t_{\text{bit}}; \\ & \text{(LIN Spec 2.0;} \\ & \text{Line 3.3.1)} \end{aligned} $
16.4.105	Duty cycle D2	D2	_	_	0.581	μs	duty cycle 2: $ \begin{aligned} & \text{TH}_{\text{Rec}}(\text{min}) = 0.422 \times V_{\text{S}}; \\ & \text{TH}_{\text{Dom}}(\text{min}) = 0.284 \times V_{\text{S}}; \\ & V_{\text{S}} = 7.6 \dots 18 \text{ V}; \\ & t_{\text{bit}} = 50  \mu\text{s}; \\ & \text{D2} = t_{\text{bus\_rec}(\text{max})} \text{ / 2 } t_{\text{bit}}; \\ & \text{(LIN Spec 2.0;} \\ & \text{Line 3.3.2)} \end{aligned} $
-	Rate 10.4 kbit/s; 1 $\mu$ s < $\tau$ =	$R_{L} \times C_{bus} <$	<b>5</b> μ <b>s</b>				
16.4.106	Duty cycle D3	D3	0.417	_	-	μs	duty cycle 3: $ \begin{aligned} & \text{TH}_{\text{Rec}}(\text{max}) = 0.778 \times V_{\text{S}}; \\ & \text{TH}_{\text{Dom}}(\text{max}) = 0.616 \times V_{\text{S}}; \\ & V_{\text{S}} = 7.0 \dots 18 \text{ V}; \\ & t_{\text{bit}} = 96  \mu\text{s}; \\ & \text{D3} = t_{\text{bus\_rec(min)}} \text{ / 2 } t_{\text{bit}}; \\ & \text{(LIN Spec 2.0;} \\ & \text{Line 3.4.1)} \end{aligned} $
16.4.107	Duty cycle D4	D4	_	_	0.590	μs	duty cycle 4: $TH_{Rec}(min) = 0.389 \times V_S;$ $TH_{Dom}(min) = 0.251 \times V_S;$ $V_S = 7.6 \dots 18 \text{ V};$ $t_{bit} = 96 \mu\text{s};$ $D4 = t_{bus\_rec(max)} / 2 t_{bit};$ (LIN Spec 2.0; Line 3.4.2)
SPI Data	Input Timing <sup>1)</sup>		<u>'</u>				
16.4.108	Clock period	$t_{pCLK}$	250	_	_	ns	_
16.4.109	Clock high time	$t_{CLKH}$	125	_	_	ns	_
16.4.110	Clock low time	$t_{CLKL}$	125	_	_	ns	_
16.4.111	Clock low before CSN low	$t_{bef}$	125	_	_	ns	_
16.4.112	CSN setup time	$t_{lead}$	250	_	_	ns	_
16.4.113	CLK setup time	$t_{lag}$	250	_	_	ns	_



Table 14 Electrical Characteristics (cont'd)

Pos.	Parameter	Symbol	L	imit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
16.4.114	Clock low after CSN high	$t_{beh}$	125	_	_	ns	_
16.4.115	DI setup time	$t_{\sf DISU}$	50	_	_	ns	_
16.4.116	DI hold time	$t_{\sf DIHO}$	50	_	_	ns	_
16.4.117	Input signal rise time at pin DI, CLK and CSN	$t_{rIN}$	_	_	50	ns	-
16.4.118	Input signal fall time at pin DI, CLK and CSN	$t_{fIN}$	_	_	50	ns	_
16.4.119	Delay time for mode change from Normal Mode to Sleep Mode	$t_{fIN}$	_	_	10	μS	_
16.4.120	CSN high time	t <sub>CSN(high)</sub>	10	_	_	μS	_
Data Out	out Timing <sup>1)</sup>		·		·		
16.4.121	DO rise time	$t_{rDO}$	_	30	80	ns	$C_{\rm L}$ = 100 pF
16.4.122	DO fall time	$t_{fDO}$	_	30	80	ns	$C_{\rm L}$ = 100 pF
16.4.123	DO enable time	$t_{ENDO}$	_	_	50	ns	low impedance
16.4.124	DO disable time	$t_{\sf DISDO}$	_	_	50	ns	high impedance
ADC Mea	surement Interface (gener	al)					
16.4.125	ADC reference voltage	$V_{AREF}$	2.45	2.5	2.55	V	4) interconnect
ADC Batt	ery Voltage Measurement	Interface, I	BAT_SENS	E	•	•	1
16.4.126	Max. measurement input voltage (full scale)	$V_{bat\_fs}$	19.2	20	20.8	V	_
16.4.127	Measurement input impedance	R <sub>bat_sense</sub>	8.0	1.6	2.2	ΜΩ	measurement I/F = on
16.4.128	V <sub>bat_sense</sub> input filter bandwidth	bw	_	50	-	kHz	1)
16.4.129	Measurement input leakage current	$I_{\mathrm{bat\_sense}}$	-0.5	-	0.5	μА	$\begin{aligned} &\text{measurement I/F = off;} \\ &V_{\text{bat\_sense}} = 13.5 \text{ V} \end{aligned}$
16.4.130	Measurement accuracy after μController-based calibration	_	-300	_	300	mV	
16.4.131	Settling time	T <sub>set</sub>	_	-	30	μS	$^{4)}$ CSN high to settled output voltage $V_{\rm A}$
ADC Tem	perature Measurement Int	erface		-			1
16.4.132	Temp. Measurement Range	$T_{J}$	-40	-	150	°C	via on-chip sensor
16.4.133	Temp. sensor offset voltage	m <sub>0</sub>	_	3.82	-	V	$^{1)}V_{A} = m_{0} - m_{1} \times T_{J}$
16.4.134	Temp. coefficient	m <sub>1</sub>	_	5.94	_	mV/K	1)



### Table 14 Electrical Characteristics (cont'd)

 $V_{\rm S}$  = 13.5 V,  $T_{\rm j}$  = -40 °C to +150 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
16.4.135	Measurement accuracy after μController-based calibration	$T_{J}$	-15	-	15	°C	-40 °C < T <sub>J</sub> < 150 °C
16.4.136	Settling time	T <sub>set</sub>	_	_	30	μS	$^{4)}$ after measurement mode change; CSN "high" to settled output voltage at interconnect $V_{\rm A}$

- 1) Not subject to production test, specified by design.
- 2) normal operation continuous current should not exceed 300mA (for each low-side LS1 and LS2)
- 3) Production testing in 20 kbit/s mode
- 4) Tested on wafer level only.




Figure 13 SPI-Data Transfer Timing






Figure 14 SPI-Input Timing




Figure 15 Watchdog Time-Out Definitions






Figure 16 Watchdog Timing Diagram




Figure 17 Reset Timing Diagram






Figure 18 LIN Dynamic Characteristics Timing Diagram



**Application Information** 

# 18 Application Information

### 18.1 Application Diagram

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device




Figure 19 Application Diagram

Note: This is a very simplified example of an application circuit. The function must be verified in the real application.

Note: For inverse-polarity protection / protection against ISO pulses the diode and the 10µF capacitor is required.

#### 18.2 Hints for Unused Pins

- SUPPLY: connect to V<sub>S</sub>
- MON1/2/3/4: connect to GND or leave open
- MON5/HS-LED, LIN: leave open



**Application Information** 

## 18.3 Flash Program Mode via LIN-Fast-Mode

For flash programming the transmission rate of the integrated LIN transceiver can be changed to maximum 115 kBaud via SPI command. A dedicated BROM routine of the XC866 takes care of periodically servicing the watchdog during this LIN-Fast-Mode. Further details are available in the XC866 User's Manual.




Figure 20 LIN Flash mode SPI command

#### 18.4 Thermal Resistance

$$T_{\mathsf{J}} = T_{\mathsf{A}} + (P_{\mathsf{D}} \times R_{\mathsf{th},\mathsf{JA}}) \tag{8}$$

- T<sub>J</sub> = Junction temperature [°C]
- T<sub>A</sub> = Ambient temperature [°C]
- P<sub>D</sub> = Total chip power dissipation [W]
- $P_{\text{INT}}$  = Chip internal power dissipation [W]
- P<sub>IO</sub> = Power dissipation caused by I/O currents [W]
- $R_{th,JA}$  = Package thermal resistance [K/W]; junction-ambient

The total power dissipation can be calculated from:

$$P_{\mathsf{D}} = P_{\mathsf{INT}} + P_{\mathsf{IO}} \tag{9}$$

### 18.5 ESD Tests

Tests for ESD robustness according to IEC61000-4-2 "gun test" (150pF, 330 $\Omega$ ) have been performed. The results and test condition are available in a test report.

Table 15 ESD "GUN test"

Performed Test	Result	Unit	Remarks
ESD at pin LIN, V <sub>S</sub> , MON4 versus GND	≥ +8	kV	¹)Positive pulse
ESD at pin LIN, V <sub>S</sub> , MON4 versus GND	≤ -8	kV	<sup>1)</sup> Negative pulse

<sup>1)</sup> ESD susceptibility "ESD GUN" according LIN EMC 1.3 Test Specification, Section 4.3. (IEC 61000-4-2) -Tested by external test house (IBEE Zwickau, EMC Test report Nr. ).



**Package Outlines** 

# 19 Package Outlines




Figure 21 PG-DSO-28-21 (Plastic Dual Small Outline Package)

### **Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).



**Revision History** 

# 20 Revision History

Revision	Date	Changes
3.01	2008-04-15	Chapter 16.3 Thermal Resistance
		- corrected RthJSP (16.3.1)
3.00	2008-04-04	Initial datasheet version

Edition 2008-04-15

Published by Infineon Technologies AG 81726 Munich, Germany © 2008 Infineon Technologies AG All Rights Reserved.

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

### **Warnings**

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.