() IDT. 2.5v/3.3v Differential LVPECL 1:9 Clock Distribution Buffer and Clock Driver

MC100ES6226

Product Discontinuance Notice – Last Time Buy Expires on (12/7/2013)

DATASHEET

The MC100ES6226 is a bipolar monolithic differential clock distribution buffer and clock divider. Designed for most demanding clock distribution systems, the MC100ES6226 supports various applications requiring a large number of outputs to drive precisely aligned clock signals. Using SiGe technology and a fully differential architecture, the device offers superior digital signal characteristics and very low clock skew error. Target applications for this clock driver are high performance clock distribution systems for computing, networking and telecommunication systems.

Features

- · Fully differential architecture from input to all outputs
- · SiGe technology supports near-zero output skew
- Selectable 1:1 or 1:2 frequency outputs
- · LVPECL compatible differential clock inputs and outputs
- LVCMOS compatible control inputs
- Single 3.3V or 2.5V supply
- Max. 35ps maximum output skew (within output bank)
- Max. 50ps maximum device skew
- · Supports DC operation and up to 3GHz (typ.) clock signals
- · Synchronous output enable eliminating output runt pulse generation and metastability
- Standard 32-lead LQFP package
- Industrial temperature range (-40°C TO 85°C)
- 32-lead Pb-free package available

Functional Description

MC100ES6226 is designed for very skew critical differential clock distribution systems and supports clock frequencies from DC up to 3.0GHz. Typical applications for the MC100ES6226 are primary clock distribution systems on backplanes of high-performance computer, networking and telecommunication systems, as well as on-board clocking of OC-3, OC-12 and OC-48 speed communication systems.

The MC100ES6226 can be operated from a 3.3V or 2.5V positive supply without the requirement of a negative supply line. Each of the output banks of three differential clock output pairs may be independently configured to distribute the input frequency or half of the input frequency. The FSEL0 and FSEL1 clock frequency selects are asynchronous control inputs. Any changes of the control inputs require a MR pulse for re-synchronization of the ÷2 outputs.





FA SUFFIX 32-LEAD LQFP PACKAGE CASE 873A-03



AC SUFFIX 32-LEAD LQFP PACKAGE Pb-FREE PACKAGE CASE 873A-03

	ORMATION
Device	Package
MC100ES6226FA	LQFP-32
MC100ES6226FAR2	LQFP-32
MC100ES6226AC	LQFP-32 (Pb-Free)
MC100ES6226ACR2	LQFP-32 (Pb-Free)



Figure 1. MC100ES6226 Logic Diagram





Table 1. Pin Configuration

Pin	I/O	Туре	Function
CLK, CLK	Input	LVPECL	Differential reference clock signal input
ŌĒ	Input	LVCMOS	Output enable
MR	Input	LVCMOS	Device reset
FSEL0, FSEL1	Input	LVCMOS	Output frequency divider select
QA[0-2], <u>QA[0-2]</u> QB[0-2], <u>QB[0-2]</u> QC[0-2], <u>QC[0-2]</u>	Output	LVPECL	Differential clock outputs (banks A, B and C)
GND	Supply	GND	Negative power supply
V _{CC}	Supply	V _{CC}	Positive power supply. All V_{CC} pins must be connected to the positive power supply for correct DC and AC operation

Table 2. Function Table

Control	Default	0	1
ŌĒ	0	$Qx[0-2], \overline{Qx[0-2]}$ are active. Deassertion of \overline{OE} can be asynchronous to the reference clock without generation of output runt pulses	$Qx[0-2] = L, \overline{Qx[0-2]} = H$ (outputs disabled). Assertion of \overline{OE} can be asynchronous to the reference clock without generation of output runt pulses
MR	0	Normal operation	Device reset (asynchronous)
FSEL0, FSEL1	00	See Table 3	

Table 3. Output Frequency Select Control

FSEL0	FSEL1	QA0 to QA2	QB0 to QB2	QC0 to QC2
0	0	$f_{QA0:2} = f_{CLK}$	$f_{QB0:2} = f_{CLK}$	$f_{QC0:2} = f_{CLK}$
0	1	$f_{QA0:2} = f_{CLK}$	$f_{QB0:2} = f_{CLK}$	$f_{QC0:2} = f_{CLK} \div 2$
1	0	$f_{QA0:2} = f_{CLK}$	$f_{QB0:2} = f_{CLK} \div 2$	$f_{QC0:2} = f_{CLK} \div 2$
1	1	$f_{QA0:2} = f_{CLK} \div 2$	$f_{QB0:2} = f_{CLK} \div 2$	$f_{QC0:2} = f_{CLK} \div 2$

Table 4. Absolute Maximum Ratings⁽¹⁾

Symbol	Characteristics	Min	Мах	Unit	Condition
V _{CC}	Supply Voltage	-0.3	3.6	V	
V _{IN}	DC Input Voltage	-0.3	V _{CC} +0.3	V	
V _{OUT}	DC Output Voltage	-0.3	V _{CC} +0.3	V	
I _{IN}	DC Input Current		±20	mA	
I _{OUT}	DC Output Current		±50	mA	
Τ _S	Storage Temperature	-65	125	°C	

1. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not implied.

Table 5. General Specifications

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
V _{TT}	Output Termination Voltage		$V_{CC} - 2^{(1)}$		V	
MM	ESD Protection (Machine Model)	300			V	
HBM	ESD Protection (Human Body Model)	4000			V	
CDM	ESD Protection (Charged Device Model)	2000			V	
LU	Latch-Up Immunity	200			mA	
C _{IN}			4.0		pF	Inputs
θ _{JA}	Thermal Resistance Junction to Ambient JESD 51-3, single layer test board JESD 51-6, 2S2P multilayer test board		83.1 73.3 68.9 63.8 57.4 59.0 54.4 52.5 50.4 47.8	86.0 75.4 70.9 65.3 59.6 60.6 55.7 53.8 51.5 48.8	°C/W °C/W °C/W °C/W °C/W °C/W °C/W °C/W	Natural convection 100 ft/min 200 ft/min 400 ft/min 800 ft/min Natural convection 100 ft/min 200 ft/min 400 ft/min 800 ft/min
θ ^{JC}	Thermal Resistance Junction to Case		23.0	26.3	°C/W	MIL-SPEC 883E Method 1012.1
	Operating Junction Temperature ⁽²⁾ (continuous operation) MTBF = 9.1 years	0		110	°C	

1. Output termination voltage V_{TT} = 0V for V_{CC} = 2.5V operation is supported but the power consumption of the device will increase.

2. Operating junction temperature impacts device life time. Maximum continuous operating junction temperature should be selected according to the application life time requirements (See application note AN1545 for more information). The device AC and DC parameters are specified up to 110°C junction temperature allowing the MC100ES6226 to be used in applications requiring industrial temperature range. It is recommended that users of the MC100ES6226 employ thermal modeling analysis to assist in applying the junction temperature specifications to their particular application.

Symbol	Characteristics	Min	Тур	Мах	Unit	Condition
LVCMOS	Control Inputs (OE, FSEL0, FSEL1, MR)					
V _{IL}	Input Voltage Low $V_{CC} = 3.3V$ $V_{CC} = 2.5V$			0.8 0.7	V	
V _{IH}	Input Voltage High $V_{CC} = 3.3V$ $V_{CC} = 2.5V$	2.2 1.7			V	
I _{IN}	Input Current ⁽¹⁾			±150	μΑ	$V_{IN} = V_{CC}$ or $V_{IN} = GND$
LVPECL C	Clock Inputs (CLK, CLK) ⁽²⁾			·		
V _{PP}	DC Differential Input Voltage ⁽³⁾	0.1		1.3	V	Differential operation
V _{CMR}	Differential Cross Point Voltage ⁽⁴⁾	1.0		V _{CC} – 0.3	V	Differential operation
V _{IH}	Input High Voltage	TBD		TBD		
V _{IL}	Input Low Voltage	TBD		TBD		
I _{IN}	Input Current			±150	μΑ	V _{IN} = TBD or V _{IN} = TBD
LVPECL C	Clock Outputs (QA[2:0], QB[2:0], QC[2:0])			·		
V _{OH}	Output High Voltage	V _{CC} – 1.1		V _{CC} – 0.8	V	Termination 50 Ω to V_TT
V _{OL}	Output Low Voltage	V _{CC} – 1.8		V _{CC} – 1.4	V	Termination 50 Ω to V_{TT}
Supply Cu	rrent			·		•
I _{GND}	Maximum Quiescent Supply Current without Output Termination Current		65	110	mA	GND pin
I _{CC}	Maximum Quiescent Supply Current with Output Termination Current		325	400	mA	All V _{CC} pins

Table 6. DC Characteristics (V_{CC} = $3.3V \pm 5\%$ and $2.5V \pm 5\%$, T_J = 0°C to +110°C)

1. Input have internal pullup/pulldown resistors which affect the input current.

2. Clock inputs driven by LVPECL compatible signals.

3. V_{PP} is the minimum differential input voltage swing required to maintain AC characteristic.

4. V_{CMR} (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V_{CMR} (DC) range and the input swing lies within the V_{PP} (DC) specification.

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
V _{PP}	Differential Input Voltage ⁽²⁾ (peak-to-peak)	0.2	0.3	1.3	V	
V _{CMR}	Differential Input Crosspoint Voltage ⁽³⁾	1.0		V _{CC} – 0.3	V	
V _{X,OUT}	Differential Output Crosspoint Voltage	V _{CC} – 1.45		V _{CC} – 1.1	V	
V _{O(P-P)}	Differential Output Voltage (peak-to-peak) f _O < 300MHz f _O < 1.5GHz f _O < 2.7GHz	0.45 0.3 TBD	0.72 0.55 0.37	0.95 0.95 0.95	V V V	
f _{CLK}	Input Frequency	0		3000 ⁽⁴⁾	MHz	
t _{PD}	Propagation Delay CLK to Qx[]	475	500	800	ps	Differential
t _{sk(O)}	Output-to-Output Skew (within QA[2:0]) (within QB[2:0]) (within QC[2:0]) (within device)		11 12 4	25 25 20 60	ps ps ps ps	Differential
t _{sk(PP)}	Output-to-Output Skew (part-to-part)			325	ps	Differential
t _{JIT(CC)}	Output Cycle-to-Cycle Jitter RMS (1σ) single frequency configuration ÷1/÷2 frequency configuration			1	ps ps	FSEL0 = FSEL1 FSEL0 ≠ FSEL1
DC _O	Output Duty Cycle $Qx = \div 1, f_0 < 300MHz$ $Qx = \div 1, f_0 > 300MHz$ $Qx = \div 2, f_0 < 300MHz$	48 45 49	50 50	52 55	%	DC _{fref} = 50%
	$Qx = \div 2$, $r_0 < 300MHz$ $Qx = \div 2$, $f_0 > 300MHz$	43	50	52.5	%	
t _r , t _f	Output Rise/Fall Time	0.05		200	ns	20% to 80%
t _{PDL} ⁽⁵⁾	Output Disable Time	2.5⋅T + t _{PD}		4.5∙T + t _{PD}	ns	T = CLK period
t _{PLD} ⁽⁶⁾	Output Enable Time	3·T + t _{PD}		5∙T + t _{PD}	ns	T = CLK period

Table 7. AC Characteristics (V_{CC} = 3.3V ± 5% and 2.5V ± 5%, T_J = 0°C to +110°C)⁽¹⁾

1. AC characteristics apply for parallel output termination of 50 $\!\Omega$ to V_{TT}

2. V_{PP} is the minimum differential input voltage swing required to maintain AC characteristics including tpd and device-to-device skew.

3. V_{CMR} (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the V_{CMR} (AC) range and the input swing lies within the V_{PP} (AC) specification. Violation of V_{CMR} (AC) or V_{PP} (AC) impacts the device propagation delay, device and part-to-part skew.

4. The MC100ES6226 is fully operational up to 3.0GHz and is characterized up to 2.7GHz.

5. Propagation delay OE de-assertion to differential output disabled (differential low: true output low, complementary output high).

6. Propagation delay \overline{OE} assertion to output enabled (active).







Figure 4. MC100ES6226 AC Test Reference

APPLICATIONS INFORMATION

Maintaining Lowest Device Skew

The MC100ES6226 guarantees low output-to-output bank skew of 35ps and a part-o-part skew of max. TBDps. To ensure low skew clock signals in the application, both outputs of any differential output pair need to be terminated identically, even if only one output is used. When fewer than all nine output pairs are used, identical termination of all output pairs within the output bank is recommended. If an entire output bank is not used, it is recommended to leave all of these outputs open and unterminated. This will reduce the device power consumption while maintaining minimum output skew.

Power Supply Bypassing

The MC100ES6226 is a mixed analog/digital product. The differential architecture of the MC100ES6226 supports low noise signal operation at high frequencies. In order to maintain its superior signal quality, all V_{CC} pins should be bypassed by high-

frequency ceramic capacitors connected to GND. If the spectral frequencies of the internally generated switching noise on the supply pins cross the series resonant point of an individual bypass capacitor, its overall impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the noise bandwidth.



Figure 5. V_{CC} Power Supply Bypass



PACKAGE DIMENSIONS

CASE 873A-03 ISSUE B 32-LEAD LQFP PACKAGE

3 A, B, D e/2 F **DETAIL G**



	MILLIMETERS			
DIM	MIN	MAX		
Α	1.40	1.60		
A1	0.05	0.15		
A2	1.35	1.45		
b	0.30	0.45		
b1	0.30	0.40		
с	0.09	0.20		
c1	0.09	0.16		
D	9.00 BSC			
D1	7.00 BSC			
е	0.80 BSC			
E	9.00	BSC		
E1	7.00	BSC		
L	0.50	0.70		
L1	1.00	REF		
q	0°	7°		
q1	12	REF		
R1	0.08	0.20		
R2	0.08			
S	0.20 REF			

We've Got Your Timing Solution



6024 Silver Creek Valley Road San Jose, California 95138

Sales

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT

Technical Support

netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.